About the Execution of LoLA for DLCround-PT-06b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16203.768 | 844558.00 | 853049.00 | 3395.80 | FFFFF????T?FF??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276500171.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-06b, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276500171
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 7.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 90K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.5K Apr 13 13:15 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 72K Apr 13 13:15 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Apr 13 13:15 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 41K Apr 13 13:15 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 813K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-06b-LTLCardinality-00
FORMULA_NAME DLCround-PT-06b-LTLCardinality-01
FORMULA_NAME DLCround-PT-06b-LTLCardinality-02
FORMULA_NAME DLCround-PT-06b-LTLCardinality-03
FORMULA_NAME DLCround-PT-06b-LTLCardinality-04
FORMULA_NAME DLCround-PT-06b-LTLCardinality-05
FORMULA_NAME DLCround-PT-06b-LTLCardinality-06
FORMULA_NAME DLCround-PT-06b-LTLCardinality-07
FORMULA_NAME DLCround-PT-06b-LTLCardinality-08
FORMULA_NAME DLCround-PT-06b-LTLCardinality-09
FORMULA_NAME DLCround-PT-06b-LTLCardinality-10
FORMULA_NAME DLCround-PT-06b-LTLCardinality-11
FORMULA_NAME DLCround-PT-06b-LTLCardinality-12
FORMULA_NAME DLCround-PT-06b-LTLCardinality-13
FORMULA_NAME DLCround-PT-06b-LTLCardinality-14
FORMULA_NAME DLCround-PT-06b-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717072067189
FORMULA DLCround-PT-06b-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-06b-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-06b-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-06b-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-06b-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-06b-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-06b-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-06b-LTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717072911747
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 DLCround-PT-06b-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 DLCround-PT-06b-LTLCardinality-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for DLCround-PT-06b-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 DLCround-PT-06b-LTLCardinality-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for DLCround-PT-06b-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for DLCround-PT-06b-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 DLCround-PT-06b-LTLCardinality-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for DLCround-PT-06b-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 49 (type CNST) for 46 DLCround-PT-06b-LTLCardinality-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 49 (type CNST) for DLCround-PT-06b-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 DLCround-PT-06b-LTLCardinality-12
[[35mlola[0m][I] time limit : 261 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for DLCround-PT-06b-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 98
[[35mlola[0m][I] fired transitions : 98
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 DLCround-PT-06b-LTLCardinality-11
[[35mlola[0m][I] time limit : 283 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for DLCround-PT-06b-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 99
[[35mlola[0m][I] fired transitions : 99
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 0 DLCround-PT-06b-LTLCardinality-00
[[35mlola[0m][I] time limit : 309 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 0 DLCround-PT-06b-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for DLCround-PT-06b-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 99
[[35mlola[0m][I] fired transitions : 99
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 60 (type EQUN) for DLCround-PT-06b-LTLCardinality-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 DLCround-PT-06b-LTLCardinality-09
[[35mlola[0m][I] time limit : 340 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for DLCround-PT-06b-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 DLCround-PT-06b-LTLCardinality-07
[[35mlola[0m][I] time limit : 377 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for DLCround-PT-06b-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 0/377 1/2000 DLCround-PT-06b-LTLCardinality-07 28590 m, 5718 m/sec, 30911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 5/377 6/2000 DLCround-PT-06b-LTLCardinality-07 379471 m, 70176 m/sec, 437001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 10/377 10/2000 DLCround-PT-06b-LTLCardinality-07 715121 m, 67130 m/sec, 825268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 15/377 15/2000 DLCround-PT-06b-LTLCardinality-07 1053987 m, 67773 m/sec, 1210689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 20/377 19/2000 DLCround-PT-06b-LTLCardinality-07 1390438 m, 67290 m/sec, 1597969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 25/377 24/2000 DLCround-PT-06b-LTLCardinality-07 1727952 m, 67502 m/sec, 1981459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 30/377 28/2000 DLCround-PT-06b-LTLCardinality-07 2061798 m, 66769 m/sec, 2365839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 35/377 33/2000 DLCround-PT-06b-LTLCardinality-07 2389713 m, 65583 m/sec, 2744747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 40/377 37/2000 DLCround-PT-06b-LTLCardinality-07 2714733 m, 65004 m/sec, 3114035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 45/377 41/2000 DLCround-PT-06b-LTLCardinality-07 3031605 m, 63374 m/sec, 3481438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 50/377 46/2000 DLCround-PT-06b-LTLCardinality-07 3364641 m, 66607 m/sec, 3869402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 55/377 50/2000 DLCround-PT-06b-LTLCardinality-07 3706638 m, 68399 m/sec, 4262411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 60/377 55/2000 DLCround-PT-06b-LTLCardinality-07 4046966 m, 68065 m/sec, 4658325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 65/377 59/2000 DLCround-PT-06b-LTLCardinality-07 4387577 m, 68122 m/sec, 5048948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 70/377 64/2000 DLCround-PT-06b-LTLCardinality-07 4727981 m, 68080 m/sec, 5437560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 75/377 68/2000 DLCround-PT-06b-LTLCardinality-07 5061137 m, 66631 m/sec, 5819947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 80/377 73/2000 DLCround-PT-06b-LTLCardinality-07 5391953 m, 66163 m/sec, 6198989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 85/377 77/2000 DLCround-PT-06b-LTLCardinality-07 5715494 m, 64708 m/sec, 6568883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 90/377 82/2000 DLCround-PT-06b-LTLCardinality-07 6058813 m, 68663 m/sec, 6967422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 95/377 86/2000 DLCround-PT-06b-LTLCardinality-07 6397333 m, 67704 m/sec, 7360362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 100/377 91/2000 DLCround-PT-06b-LTLCardinality-07 6736426 m, 67818 m/sec, 7753492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 105/377 95/2000 DLCround-PT-06b-LTLCardinality-07 7074018 m, 67518 m/sec, 8137379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 110/377 100/2000 DLCround-PT-06b-LTLCardinality-07 7395982 m, 64392 m/sec, 8509300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 115/377 104/2000 DLCround-PT-06b-LTLCardinality-07 7735738 m, 67951 m/sec, 8894134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 120/377 109/2000 DLCround-PT-06b-LTLCardinality-07 8071883 m, 67229 m/sec, 9280991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 125/377 113/2000 DLCround-PT-06b-LTLCardinality-07 8404112 m, 66445 m/sec, 9659652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 130/377 118/2000 DLCround-PT-06b-LTLCardinality-07 8725266 m, 64230 m/sec, 10032840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 135/377 122/2000 DLCround-PT-06b-LTLCardinality-07 9055077 m, 65962 m/sec, 10409660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 140/377 126/2000 DLCround-PT-06b-LTLCardinality-07 9384525 m, 65889 m/sec, 10787236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 145/377 131/2000 DLCround-PT-06b-LTLCardinality-07 9724765 m, 68048 m/sec, 11180408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 150/377 136/2000 DLCround-PT-06b-LTLCardinality-07 10067197 m, 68486 m/sec, 11577474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 155/377 140/2000 DLCround-PT-06b-LTLCardinality-07 10407838 m, 68128 m/sec, 11966740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 160/377 145/2000 DLCround-PT-06b-LTLCardinality-07 10745887 m, 67609 m/sec, 12354179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 165/377 149/2000 DLCround-PT-06b-LTLCardinality-07 11077701 m, 66362 m/sec, 12733650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 170/377 154/2000 DLCround-PT-06b-LTLCardinality-07 11408572 m, 66174 m/sec, 13112668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 175/377 158/2000 DLCround-PT-06b-LTLCardinality-07 11731113 m, 64508 m/sec, 13482358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 180/377 163/2000 DLCround-PT-06b-LTLCardinality-07 12073293 m, 68436 m/sec, 13880599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 185/377 167/2000 DLCround-PT-06b-LTLCardinality-07 12411347 m, 67610 m/sec, 14272462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 190/377 172/2000 DLCround-PT-06b-LTLCardinality-07 12749489 m, 67628 m/sec, 14662931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 195/377 176/2000 DLCround-PT-06b-LTLCardinality-07 13086255 m, 67353 m/sec, 15046239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 200/377 180/2000 DLCround-PT-06b-LTLCardinality-07 13407361 m, 64221 m/sec, 15415910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 205/377 185/2000 DLCround-PT-06b-LTLCardinality-07 13746598 m, 67847 m/sec, 15801527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 210/377 190/2000 DLCround-PT-06b-LTLCardinality-07 14079272 m, 66534 m/sec, 16184655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 215/377 194/2000 DLCround-PT-06b-LTLCardinality-07 14409066 m, 65958 m/sec, 16560011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 220/377 198/2000 DLCround-PT-06b-LTLCardinality-07 14730608 m, 64308 m/sec, 16935469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 225/377 203/2000 DLCround-PT-06b-LTLCardinality-07 15063562 m, 66590 m/sec, 17312975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 230/377 207/2000 DLCround-PT-06b-LTLCardinality-07 15393449 m, 65977 m/sec, 17693222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 235/377 211/2000 DLCround-PT-06b-LTLCardinality-07 15688530 m, 59016 m/sec, 18032648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 240/377 215/2000 DLCround-PT-06b-LTLCardinality-07 16020595 m, 66413 m/sec, 18416853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 245/377 220/2000 DLCround-PT-06b-LTLCardinality-07 16356280 m, 67137 m/sec, 18807115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 250/377 224/2000 DLCround-PT-06b-LTLCardinality-07 16692249 m, 67193 m/sec, 19194521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 255/377 229/2000 DLCround-PT-06b-LTLCardinality-07 17034007 m, 68351 m/sec, 19581638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 260/377 233/2000 DLCround-PT-06b-LTLCardinality-07 17368089 m, 66816 m/sec, 19964648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 265/377 237/2000 DLCround-PT-06b-LTLCardinality-07 17697596 m, 65901 m/sec, 20342532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 270/377 242/2000 DLCround-PT-06b-LTLCardinality-07 18024532 m, 65387 m/sec, 20718897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 275/377 246/2000 DLCround-PT-06b-LTLCardinality-07 18346690 m, 64431 m/sec, 21089711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 280/377 250/2000 DLCround-PT-06b-LTLCardinality-07 18686826 m, 68027 m/sec, 21481547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 285/377 254/2000 DLCround-PT-06b-LTLCardinality-07 19013743 m, 65383 m/sec, 21864800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 290/377 259/2000 DLCround-PT-06b-LTLCardinality-07 19347304 m, 66712 m/sec, 22249752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 295/377 263/2000 DLCround-PT-06b-LTLCardinality-07 19677777 m, 66094 m/sec, 22625212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 300/377 267/2000 DLCround-PT-06b-LTLCardinality-07 20003338 m, 65112 m/sec, 22999150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 305/377 272/2000 DLCround-PT-06b-LTLCardinality-07 20340995 m, 67531 m/sec, 23384999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 310/377 276/2000 DLCround-PT-06b-LTLCardinality-07 20673410 m, 66483 m/sec, 23764008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 315/377 281/2000 DLCround-PT-06b-LTLCardinality-07 21004151 m, 66148 m/sec, 24143870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 320/377 285/2000 DLCround-PT-06b-LTLCardinality-07 21323724 m, 63914 m/sec, 24515880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 325/377 289/2000 DLCround-PT-06b-LTLCardinality-07 21648847 m, 65024 m/sec, 24884808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 330/377 293/2000 DLCround-PT-06b-LTLCardinality-07 21960634 m, 62357 m/sec, 25241077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 335/377 297/2000 DLCround-PT-06b-LTLCardinality-07 22268168 m, 61506 m/sec, 25597527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 340/377 301/2000 DLCround-PT-06b-LTLCardinality-07 22570384 m, 60443 m/sec, 25947972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 345/377 305/2000 DLCround-PT-06b-LTLCardinality-07 22869252 m, 59773 m/sec, 26291944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 350/377 309/2000 DLCround-PT-06b-LTLCardinality-07 23179780 m, 62105 m/sec, 26646183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 355/377 313/2000 DLCround-PT-06b-LTLCardinality-07 23491434 m, 62330 m/sec, 27001315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 360/377 317/2000 DLCround-PT-06b-LTLCardinality-07 23790695 m, 59852 m/sec, 27352672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 365/377 320/2000 DLCround-PT-06b-LTLCardinality-07 24100352 m, 61931 m/sec, 27707294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 370/377 325/2000 DLCround-PT-06b-LTLCardinality-07 24419579 m, 63845 m/sec, 28072942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 375/377 329/2000 DLCround-PT-06b-LTLCardinality-07 24739760 m, 64036 m/sec, 28437459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 22 (type EXCL) for DLCround-PT-06b-LTLCardinality-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 DLCround-PT-06b-LTLCardinality-15
[[35mlola[0m][I] time limit : 377 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 DLCround-PT-06b-LTLCardinality-07
[[35mlola[0m][I] time limit : 3020 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for DLCround-PT-06b-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 593
[[35mlola[0m][I] fired transitions : 593
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 5/377 5/5 DLCround-PT-06b-LTLCardinality-07 344946 m, -4878962 m/sec, 396078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 22 (type EXCL) for DLCround-PT-06b-LTLCardinality-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-14: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 46 DLCround-PT-06b-LTLCardinality-14
[[35mlola[0m][I] time limit : 430 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for DLCround-PT-06b-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 39 DLCround-PT-06b-LTLCardinality-13
[[35mlola[0m][I] time limit : 501 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for DLCround-PT-06b-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 39 DLCround-PT-06b-LTLCardinality-13
[[35mlola[0m][I] time limit : 602 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for DLCround-PT-06b-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 DLCround-PT-06b-LTLCardinality-10
[[35mlola[0m][I] time limit : 752 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for DLCround-PT-06b-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 DLCround-PT-06b-LTLCardinality-08
[[35mlola[0m][I] time limit : 1003 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for DLCround-PT-06b-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 DLCround-PT-06b-LTLCardinality-06
[[35mlola[0m][I] time limit : 1505 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 5/1505 5/2000 DLCround-PT-06b-LTLCardinality-06 343438 m, 68687 m/sec, 394380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 10/1505 9/2000 DLCround-PT-06b-LTLCardinality-06 669820 m, 65276 m/sec, 772254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 15/1505 14/2000 DLCround-PT-06b-LTLCardinality-06 996274 m, 65290 m/sec, 1144715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 20/1505 18/2000 DLCround-PT-06b-LTLCardinality-06 1322726 m, 65290 m/sec, 1517429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 25/1505 23/2000 DLCround-PT-06b-LTLCardinality-06 1649996 m, 65454 m/sec, 1891268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 30/1505 27/2000 DLCround-PT-06b-LTLCardinality-06 1975004 m, 65001 m/sec, 2263837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 35/1505 31/2000 DLCround-PT-06b-LTLCardinality-06 2284042 m, 61807 m/sec, 2624667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 40/1505 35/2000 DLCround-PT-06b-LTLCardinality-06 2601248 m, 63441 m/sec, 2983365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 45/1505 39/2000 DLCround-PT-06b-LTLCardinality-06 2901604 m, 60071 m/sec, 3331058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 50/1505 44/2000 DLCround-PT-06b-LTLCardinality-06 3210236 m, 61726 m/sec, 3690051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 55/1505 48/2000 DLCround-PT-06b-LTLCardinality-06 3540606 m, 66074 m/sec, 4070567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 60/1505 52/2000 DLCround-PT-06b-LTLCardinality-06 3865862 m, 65051 m/sec, 4451563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 65/1505 57/2000 DLCround-PT-06b-LTLCardinality-06 4201215 m, 67070 m/sec, 4837095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 70/1505 62/2000 DLCround-PT-06b-LTLCardinality-06 4536926 m, 67142 m/sec, 5218701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 75/1505 66/2000 DLCround-PT-06b-LTLCardinality-06 4866027 m, 65820 m/sec, 5594519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 80/1505 70/2000 DLCround-PT-06b-LTLCardinality-06 5189138 m, 64622 m/sec, 5964723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 85/1505 74/2000 DLCround-PT-06b-LTLCardinality-06 5505859 m, 63344 m/sec, 6328386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 90/1505 79/2000 DLCround-PT-06b-LTLCardinality-06 5814773 m, 61782 m/sec, 6686071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 95/1505 83/2000 DLCround-PT-06b-LTLCardinality-06 6151656 m, 67376 m/sec, 7071811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 100/1505 87/2000 DLCround-PT-06b-LTLCardinality-06 6477555 m, 65179 m/sec, 7453528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 105/1505 92/2000 DLCround-PT-06b-LTLCardinality-06 6807291 m, 65947 m/sec, 7835379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 110/1505 96/2000 DLCround-PT-06b-LTLCardinality-06 7126277 m, 63797 m/sec, 8199249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 115/1505 100/2000 DLCround-PT-06b-LTLCardinality-06 7436413 m, 62027 m/sec, 8555254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 120/1505 105/2000 DLCround-PT-06b-LTLCardinality-06 7765755 m, 65868 m/sec, 8928375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 125/1505 109/2000 DLCround-PT-06b-LTLCardinality-06 8095140 m, 65877 m/sec, 9307531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 130/1505 113/2000 DLCround-PT-06b-LTLCardinality-06 8416506 m, 64273 m/sec, 9673093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 135/1505 117/2000 DLCround-PT-06b-LTLCardinality-06 8723598 m, 61418 m/sec, 10031053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 140/1505 122/2000 DLCround-PT-06b-LTLCardinality-06 9044477 m, 64175 m/sec, 10398228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 145/1505 126/2000 DLCround-PT-06b-LTLCardinality-06 9359625 m, 63029 m/sec, 10759083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 150/1505 131/2000 DLCround-PT-06b-LTLCardinality-06 9691075 m, 66290 m/sec, 11139885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 155/1505 135/2000 DLCround-PT-06b-LTLCardinality-06 10020716 m, 65928 m/sec, 11523527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 160/1505 140/2000 DLCround-PT-06b-LTLCardinality-06 10352212 m, 66299 m/sec, 11902107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 165/1505 144/2000 DLCround-PT-06b-LTLCardinality-06 10679822 m, 65522 m/sec, 12278264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 170/1505 148/2000 DLCround-PT-06b-LTLCardinality-06 11000967 m, 64229 m/sec, 12644080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 175/1505 152/2000 DLCround-PT-06b-LTLCardinality-06 11322060 m, 64218 m/sec, 13014913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 180/1505 157/2000 DLCround-PT-06b-LTLCardinality-06 11630842 m, 61756 m/sec, 13365737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 185/1505 161/2000 DLCround-PT-06b-LTLCardinality-06 11947025 m, 63236 m/sec, 13734089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 190/1505 165/2000 DLCround-PT-06b-LTLCardinality-06 12276999 m, 65994 m/sec, 14113906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 195/1505 170/2000 DLCround-PT-06b-LTLCardinality-06 12602261 m, 65052 m/sec, 14493387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 200/1505 174/2000 DLCround-PT-06b-LTLCardinality-06 12929956 m, 65539 m/sec, 14869857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 205/1505 178/2000 DLCround-PT-06b-LTLCardinality-06 13240924 m, 62193 m/sec, 15227144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 210/1505 182/2000 DLCround-PT-06b-LTLCardinality-06 13543340 m, 60483 m/sec, 15573236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 215/1505 187/2000 DLCround-PT-06b-LTLCardinality-06 13874060 m, 66144 m/sec, 15949925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 220/1505 191/2000 DLCround-PT-06b-LTLCardinality-06 14202594 m, 65706 m/sec, 16324838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 225/1505 195/2000 DLCround-PT-06b-LTLCardinality-06 14515394 m, 62560 m/sec, 16685407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 230/1505 199/2000 DLCround-PT-06b-LTLCardinality-06 14823840 m, 61689 m/sec, 17044031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 235/1505 204/2000 DLCround-PT-06b-LTLCardinality-06 15144527 m, 64137 m/sec, 17407050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 240/1505 208/2000 DLCround-PT-06b-LTLCardinality-06 15456878 m, 62470 m/sec, 17763822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 245/1505 211/2000 DLCround-PT-06b-LTLCardinality-06 15736787 m, 55981 m/sec, 18088887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-00: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-04: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-13: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-06b-LTLCardinality-14: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-06b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-06b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 250/1505 216/2000 DLCround-PT-06b-LTLCardinality-06 16069236 m, 66489 m/sec, 18470282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 402 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-06b"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-06b, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276500171"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-06b.tgz
mv DLCround-PT-06b execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;