About the Execution of LoLA for DLCround-PT-05b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16199.880 | 1125959.00 | 1169364.00 | 3552.40 | ?F????????F????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276500156.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-05b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276500156
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.3M
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K May 19 07:08 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K May 19 15:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 13 12:29 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 128K Apr 13 12:29 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K Apr 13 12:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 145K Apr 13 12:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 674K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-05b-LTLFireability-00
FORMULA_NAME DLCround-PT-05b-LTLFireability-01
FORMULA_NAME DLCround-PT-05b-LTLFireability-02
FORMULA_NAME DLCround-PT-05b-LTLFireability-03
FORMULA_NAME DLCround-PT-05b-LTLFireability-04
FORMULA_NAME DLCround-PT-05b-LTLFireability-05
FORMULA_NAME DLCround-PT-05b-LTLFireability-06
FORMULA_NAME DLCround-PT-05b-LTLFireability-07
FORMULA_NAME DLCround-PT-05b-LTLFireability-08
FORMULA_NAME DLCround-PT-05b-LTLFireability-09
FORMULA_NAME DLCround-PT-05b-LTLFireability-10
FORMULA_NAME DLCround-PT-05b-LTLFireability-11
FORMULA_NAME DLCround-PT-05b-LTLFireability-12
FORMULA_NAME DLCround-PT-05b-LTLFireability-13
FORMULA_NAME DLCround-PT-05b-LTLFireability-14
FORMULA_NAME DLCround-PT-05b-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717065755475
FORMULA DLCround-PT-05b-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-05b-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717066881434
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 6 (type EXCL) for 3 DLCround-PT-05b-LTLFireability-01
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 6 (type EXCL) for DLCround-PT-05b-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 180
[[35mlola[0m][I] fired transitions : 297
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 34 DLCround-PT-05b-LTLFireability-10
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 34 DLCround-PT-05b-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for DLCround-PT-05b-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 79
[[35mlola[0m][I] fired transitions : 79
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for DLCround-PT-05b-LTLFireability-10 (obsolete)
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 53 DLCround-PT-05b-LTLFireability-15
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[*** LOG ERROR #0001 ***] [2024-05-30 10:42:44] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for DLCround-PT-05b-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 2/239 1/2000 DLCround-PT-05b-LTLFireability-15 13752 m, 2750 m/sec, 31837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 7/239 1/2000 DLCround-PT-05b-LTLFireability-15 137973 m, 24844 m/sec, 401683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 12/239 2/2000 DLCround-PT-05b-LTLFireability-15 260168 m, 24439 m/sec, 763680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 17/239 3/2000 DLCround-PT-05b-LTLFireability-15 396585 m, 27283 m/sec, 1174097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 22/239 4/2000 DLCround-PT-05b-LTLFireability-15 511754 m, 23033 m/sec, 1510426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 27/239 5/2000 DLCround-PT-05b-LTLFireability-15 630260 m, 23701 m/sec, 1859382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 32/239 6/2000 DLCround-PT-05b-LTLFireability-15 737686 m, 21485 m/sec, 2173573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 37/239 7/2000 DLCround-PT-05b-LTLFireability-15 875228 m, 27508 m/sec, 2582529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 42/239 7/2000 DLCround-PT-05b-LTLFireability-15 1000398 m, 25034 m/sec, 2955172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 47/239 8/2000 DLCround-PT-05b-LTLFireability-15 1130219 m, 25964 m/sec, 3339878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 52/239 9/2000 DLCround-PT-05b-LTLFireability-15 1261052 m, 26166 m/sec, 3726326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 57/239 10/2000 DLCround-PT-05b-LTLFireability-15 1380126 m, 23814 m/sec, 4080360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 62/239 11/2000 DLCround-PT-05b-LTLFireability-15 1508880 m, 25750 m/sec, 4464975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 67/239 12/2000 DLCround-PT-05b-LTLFireability-15 1636461 m, 25516 m/sec, 4843741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 72/239 13/2000 DLCround-PT-05b-LTLFireability-15 1762347 m, 25177 m/sec, 5217507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 77/239 14/2000 DLCround-PT-05b-LTLFireability-15 1887334 m, 24997 m/sec, 5585647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 82/239 14/2000 DLCround-PT-05b-LTLFireability-15 2010269 m, 24587 m/sec, 5957072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 87/239 15/2000 DLCround-PT-05b-LTLFireability-15 2127577 m, 23461 m/sec, 6299000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 92/239 16/2000 DLCround-PT-05b-LTLFireability-15 2237824 m, 22049 m/sec, 6614892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 97/239 17/2000 DLCround-PT-05b-LTLFireability-15 2367726 m, 25980 m/sec, 6999832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 102/239 18/2000 DLCround-PT-05b-LTLFireability-15 2491935 m, 24841 m/sec, 7364076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 107/239 18/2000 DLCround-PT-05b-LTLFireability-15 2608555 m, 23324 m/sec, 7699668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 112/239 19/2000 DLCround-PT-05b-LTLFireability-15 2749098 m, 28108 m/sec, 8121567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 117/239 20/2000 DLCround-PT-05b-LTLFireability-15 2875232 m, 25226 m/sec, 8494126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 122/239 21/2000 DLCround-PT-05b-LTLFireability-15 2986674 m, 22288 m/sec, 8814857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 127/239 22/2000 DLCround-PT-05b-LTLFireability-15 3087369 m, 20139 m/sec, 9100786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 132/239 23/2000 DLCround-PT-05b-LTLFireability-15 3209799 m, 24486 m/sec, 9462044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 137/239 23/2000 DLCround-PT-05b-LTLFireability-15 3314478 m, 20935 m/sec, 9759608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 142/239 24/2000 DLCround-PT-05b-LTLFireability-15 3438858 m, 24876 m/sec, 10127455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 147/239 25/2000 DLCround-PT-05b-LTLFireability-15 3544154 m, 21059 m/sec, 10428403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 152/239 26/2000 DLCround-PT-05b-LTLFireability-15 3655146 m, 22198 m/sec, 10749138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 157/239 27/2000 DLCround-PT-05b-LTLFireability-15 3784424 m, 25855 m/sec, 11133953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 162/239 27/2000 DLCround-PT-05b-LTLFireability-15 3912940 m, 25703 m/sec, 11516842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 167/239 28/2000 DLCround-PT-05b-LTLFireability-15 4007631 m, 18938 m/sec, 11781069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 172/239 29/2000 DLCround-PT-05b-LTLFireability-15 4130261 m, 24526 m/sec, 12141282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 177/239 30/2000 DLCround-PT-05b-LTLFireability-15 4240624 m, 22072 m/sec, 12462522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 182/239 31/2000 DLCround-PT-05b-LTLFireability-15 4366801 m, 25235 m/sec, 12835086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 187/239 31/2000 DLCround-PT-05b-LTLFireability-15 4485011 m, 23642 m/sec, 13180770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 192/239 32/2000 DLCround-PT-05b-LTLFireability-15 4594604 m, 21918 m/sec, 13495562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 197/239 33/2000 DLCround-PT-05b-LTLFireability-15 4719376 m, 24954 m/sec, 13862837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 202/239 34/2000 DLCround-PT-05b-LTLFireability-15 4842484 m, 24621 m/sec, 14223481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 207/239 35/2000 DLCround-PT-05b-LTLFireability-15 4955215 m, 22546 m/sec, 14547688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 212/239 36/2000 DLCround-PT-05b-LTLFireability-15 5093619 m, 27680 m/sec, 14961647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 217/239 36/2000 DLCround-PT-05b-LTLFireability-15 5207137 m, 22703 m/sec, 15288688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 222/239 37/2000 DLCround-PT-05b-LTLFireability-15 5329092 m, 24391 m/sec, 15647943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 227/239 38/2000 DLCround-PT-05b-LTLFireability-15 5431963 m, 20574 m/sec, 15940309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 232/239 39/2000 DLCround-PT-05b-LTLFireability-15 5557914 m, 25190 m/sec, 16310443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 237/239 39/2000 DLCround-PT-05b-LTLFireability-15 5669179 m, 22253 m/sec, 16633499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 56 (type EXCL) for DLCround-PT-05b-LTLFireability-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 53 DLCround-PT-05b-LTLFireability-15
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 53 DLCround-PT-05b-LTLFireability-15
[[35mlola[0m][I] time limit : 3350 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 5/3350 1/5 DLCround-PT-05b-LTLFireability-15 109078 m, -1112020 m/sec, 316147 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 5/239 5/2000 DLCround-PT-05b-LTLFireability-15 386917 m, 77383 m/sec, 491488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 10/3350 2/5 DLCround-PT-05b-LTLFireability-15 234016 m, 24987 m/sec, 684499 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 10/223 10/2000 DLCround-PT-05b-LTLFireability-15 805573 m, 83731 m/sec, 995869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 15/3350 3/5 DLCround-PT-05b-LTLFireability-15 371560 m, 27508 m/sec, 1096652 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 15/223 14/2000 DLCround-PT-05b-LTLFireability-15 1208095 m, 80504 m/sec, 1477304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 20/3350 4/5 DLCround-PT-05b-LTLFireability-15 500583 m, 25804 m/sec, 1478771 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 20/223 19/2000 DLCround-PT-05b-LTLFireability-15 1642909 m, 86962 m/sec, 1978531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 25/3350 5/5 DLCround-PT-05b-LTLFireability-15 628367 m, 25556 m/sec, 1854028 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 25/223 23/2000 DLCround-PT-05b-LTLFireability-15 2071048 m, 85627 m/sec, 2481010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 56 (type EXCL) for DLCround-PT-05b-LTLFireability-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 30/223 28/2000 DLCround-PT-05b-LTLFireability-15 2488625 m, 83515 m/sec, 2978610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 35/239 32/2000 DLCround-PT-05b-LTLFireability-15 2904152 m, 83105 m/sec, 3478546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 40/239 36/2000 DLCround-PT-05b-LTLFireability-15 3314763 m, 82122 m/sec, 3979032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 45/239 40/2000 DLCround-PT-05b-LTLFireability-15 3731113 m, 83270 m/sec, 4471391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 50/239 44/2000 DLCround-PT-05b-LTLFireability-15 4142876 m, 82352 m/sec, 4965517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 55/239 48/2000 DLCround-PT-05b-LTLFireability-15 4558024 m, 83029 m/sec, 5465161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 60/239 52/2000 DLCround-PT-05b-LTLFireability-15 4941781 m, 76751 m/sec, 5920213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 65/239 56/2000 DLCround-PT-05b-LTLFireability-15 5353629 m, 82369 m/sec, 6411323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 70/239 61/2000 DLCround-PT-05b-LTLFireability-15 5768988 m, 83071 m/sec, 6911145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 75/239 65/2000 DLCround-PT-05b-LTLFireability-15 6190321 m, 84266 m/sec, 7402616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 80/239 69/2000 DLCround-PT-05b-LTLFireability-15 6601110 m, 82157 m/sec, 7894572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 85/239 73/2000 DLCround-PT-05b-LTLFireability-15 7015099 m, 82797 m/sec, 8385252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 90/239 78/2000 DLCround-PT-05b-LTLFireability-15 7432281 m, 83436 m/sec, 8874748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 95/239 82/2000 DLCround-PT-05b-LTLFireability-15 7841340 m, 81811 m/sec, 9370679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 100/239 86/2000 DLCround-PT-05b-LTLFireability-15 8253974 m, 82526 m/sec, 9857640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 105/239 90/2000 DLCround-PT-05b-LTLFireability-15 8640077 m, 77220 m/sec, 10309524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 110/239 94/2000 DLCround-PT-05b-LTLFireability-15 9052673 m, 82519 m/sec, 10798489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 115/239 98/2000 DLCround-PT-05b-LTLFireability-15 9460938 m, 81653 m/sec, 11283608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 120/239 102/2000 DLCround-PT-05b-LTLFireability-15 9869982 m, 81808 m/sec, 11767384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 125/239 106/2000 DLCround-PT-05b-LTLFireability-15 10276331 m, 81269 m/sec, 12250301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 130/239 110/2000 DLCround-PT-05b-LTLFireability-15 10687664 m, 82266 m/sec, 12743140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 135/239 114/2000 DLCround-PT-05b-LTLFireability-15 11092943 m, 81055 m/sec, 13233862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 140/239 119/2000 DLCround-PT-05b-LTLFireability-15 11517979 m, 85007 m/sec, 13736366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 145/239 123/2000 DLCround-PT-05b-LTLFireability-15 11939359 m, 84276 m/sec, 14235607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 150/239 128/2000 DLCround-PT-05b-LTLFireability-15 12360869 m, 84302 m/sec, 14735931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 155/239 132/2000 DLCround-PT-05b-LTLFireability-15 12774141 m, 82654 m/sec, 15228856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 160/239 136/2000 DLCround-PT-05b-LTLFireability-15 13183382 m, 81848 m/sec, 15714386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 165/239 140/2000 DLCround-PT-05b-LTLFireability-15 13595710 m, 82465 m/sec, 16196577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 170/239 144/2000 DLCround-PT-05b-LTLFireability-15 14005670 m, 81992 m/sec, 16679254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 175/239 149/2000 DLCround-PT-05b-LTLFireability-15 14423561 m, 83578 m/sec, 17169394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 180/239 153/2000 DLCround-PT-05b-LTLFireability-15 14831577 m, 81603 m/sec, 17658190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 185/239 157/2000 DLCround-PT-05b-LTLFireability-15 15251147 m, 83914 m/sec, 18148901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 190/239 161/2000 DLCround-PT-05b-LTLFireability-15 15666697 m, 83110 m/sec, 18645117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 195/239 166/2000 DLCround-PT-05b-LTLFireability-15 16093838 m, 85428 m/sec, 19155267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 200/239 170/2000 DLCround-PT-05b-LTLFireability-15 16500243 m, 81281 m/sec, 19652299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 205/239 174/2000 DLCround-PT-05b-LTLFireability-15 16910999 m, 82151 m/sec, 20152031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 210/239 178/2000 DLCround-PT-05b-LTLFireability-15 17323014 m, 82403 m/sec, 20657269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 215/239 182/2000 DLCround-PT-05b-LTLFireability-15 17744635 m, 84324 m/sec, 21164430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 220/239 186/2000 DLCround-PT-05b-LTLFireability-15 18157754 m, 82623 m/sec, 21654806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 225/239 190/2000 DLCround-PT-05b-LTLFireability-15 18576395 m, 83728 m/sec, 22154433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 230/239 194/2000 DLCround-PT-05b-LTLFireability-15 18995227 m, 83766 m/sec, 22648004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 235/239 198/2000 DLCround-PT-05b-LTLFireability-15 19400730 m, 81100 m/sec, 23142474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 58 (type EXCL) for DLCround-PT-05b-LTLFireability-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 1 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 DLCround-PT-05b-LTLFireability-14
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 53 DLCround-PT-05b-LTLFireability-15
[[35mlola[0m][I] time limit : 3110 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for DLCround-PT-05b-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 74
[[35mlola[0m][I] fired transitions : 75
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 5/239 5/5 DLCround-PT-05b-LTLFireability-15 423034 m, -3795539 m/sec, 536033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 58 (type EXCL) for DLCround-PT-05b-LTLFireability-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 DLCround-PT-05b-LTLFireability-13
[[35mlola[0m][I] time limit : 258 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for DLCround-PT-05b-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 73
[[35mlola[0m][I] fired transitions : 73
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 DLCround-PT-05b-LTLFireability-11
[[35mlola[0m][I] time limit : 281 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for DLCround-PT-05b-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 DLCround-PT-05b-LTLFireability-09
[[35mlola[0m][I] time limit : 310 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for DLCround-PT-05b-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 DLCround-PT-05b-LTLFireability-08
[[35mlola[0m][I] time limit : 344 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 5/344 5/2000 DLCround-PT-05b-LTLFireability-08 392917 m, 78583 m/sec, 498247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 10/344 10/2000 DLCround-PT-05b-LTLFireability-08 817411 m, 84898 m/sec, 1009800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 15/344 14/2000 DLCround-PT-05b-LTLFireability-08 1223020 m, 81121 m/sec, 1494802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 20/344 19/2000 DLCround-PT-05b-LTLFireability-08 1665099 m, 88415 m/sec, 2003902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 25/344 23/2000 DLCround-PT-05b-LTLFireability-08 2099024 m, 86785 m/sec, 2513176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 30/344 28/2000 DLCround-PT-05b-LTLFireability-08 2527144 m, 85624 m/sec, 3024121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 35/344 32/2000 DLCround-PT-05b-LTLFireability-08 2952397 m, 85050 m/sec, 3534633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 40/344 36/2000 DLCround-PT-05b-LTLFireability-08 3368321 m, 83184 m/sec, 4041383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 45/344 41/2000 DLCround-PT-05b-LTLFireability-08 3791900 m, 84715 m/sec, 4547158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 50/344 45/2000 DLCround-PT-05b-LTLFireability-08 4214120 m, 84444 m/sec, 5049489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 55/344 49/2000 DLCround-PT-05b-LTLFireability-08 4636848 m, 84545 m/sec, 5556915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 60/344 53/2000 DLCround-PT-05b-LTLFireability-08 5052099 m, 83050 m/sec, 6057965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 65/344 58/2000 DLCround-PT-05b-LTLFireability-08 5476369 m, 84854 m/sec, 6564907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 70/344 62/2000 DLCround-PT-05b-LTLFireability-08 5906054 m, 85937 m/sec, 7070715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 75/344 67/2000 DLCround-PT-05b-LTLFireability-08 6334119 m, 85613 m/sec, 7570529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 80/344 71/2000 DLCround-PT-05b-LTLFireability-08 6757979 m, 84772 m/sec, 8075909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 85/344 75/2000 DLCround-PT-05b-LTLFireability-08 7175310 m, 83466 m/sec, 8571843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 90/344 80/2000 DLCround-PT-05b-LTLFireability-08 7595186 m, 83975 m/sec, 9075264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 95/344 84/2000 DLCround-PT-05b-LTLFireability-08 8016300 m, 84222 m/sec, 9574110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 100/344 88/2000 DLCround-PT-05b-LTLFireability-08 8437198 m, 84179 m/sec, 10072269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 105/344 92/2000 DLCround-PT-05b-LTLFireability-08 8858576 m, 84275 m/sec, 10568621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 110/344 96/2000 DLCround-PT-05b-LTLFireability-08 9278276 m, 83940 m/sec, 11069417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 115/344 100/2000 DLCround-PT-05b-LTLFireability-08 9694029 m, 83150 m/sec, 11562160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 120/344 105/2000 DLCround-PT-05b-LTLFireability-08 10115629 m, 84320 m/sec, 12054185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 125/344 109/2000 DLCround-PT-05b-LTLFireability-08 10531466 m, 83167 m/sec, 12551100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 130/344 113/2000 DLCround-PT-05b-LTLFireability-08 10949152 m, 83537 m/sec, 13052752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 135/344 118/2000 DLCround-PT-05b-LTLFireability-08 11371997 m, 84569 m/sec, 13564039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 140/344 122/2000 DLCround-PT-05b-LTLFireability-08 11805847 m, 86770 m/sec, 14076627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 145/344 127/2000 DLCround-PT-05b-LTLFireability-08 12238125 m, 86455 m/sec, 14587318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 150/344 131/2000 DLCround-PT-05b-LTLFireability-08 12663151 m, 85005 m/sec, 15099692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 155/344 135/2000 DLCround-PT-05b-LTLFireability-08 13086554 m, 84680 m/sec, 15600574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 160/344 140/2000 DLCround-PT-05b-LTLFireability-08 13514057 m, 85500 m/sec, 16100097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 165/344 144/2000 DLCround-PT-05b-LTLFireability-08 13934793 m, 84147 m/sec, 16595629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 170/344 148/2000 DLCround-PT-05b-LTLFireability-08 14358459 m, 84733 m/sec, 17094562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 175/344 152/2000 DLCround-PT-05b-LTLFireability-08 14777173 m, 83742 m/sec, 17595883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 180/344 157/2000 DLCround-PT-05b-LTLFireability-08 15203043 m, 85174 m/sec, 18092850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 185/344 161/2000 DLCround-PT-05b-LTLFireability-08 15621652 m, 83721 m/sec, 18592870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 190/344 165/2000 DLCround-PT-05b-LTLFireability-08 16044655 m, 84600 m/sec, 19098382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 195/344 169/2000 DLCround-PT-05b-LTLFireability-08 16452464 m, 81561 m/sec, 19591189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 200/344 173/2000 DLCround-PT-05b-LTLFireability-08 16860469 m, 81601 m/sec, 20091725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 205/344 178/2000 DLCround-PT-05b-LTLFireability-08 17271812 m, 82268 m/sec, 20594999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 210/344 182/2000 DLCround-PT-05b-LTLFireability-08 17689464 m, 83530 m/sec, 21100007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 215/344 186/2000 DLCround-PT-05b-LTLFireability-08 18103672 m, 82841 m/sec, 21590798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 220/344 190/2000 DLCround-PT-05b-LTLFireability-08 18520907 m, 83447 m/sec, 22089977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 225/344 194/2000 DLCround-PT-05b-LTLFireability-08 18936959 m, 83210 m/sec, 22580936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 230/344 198/2000 DLCround-PT-05b-LTLFireability-08 19343986 m, 81405 m/sec, 23071403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 235/344 202/2000 DLCround-PT-05b-LTLFireability-08 19753379 m, 81878 m/sec, 23559479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 240/344 206/2000 DLCround-PT-05b-LTLFireability-08 20171670 m, 83658 m/sec, 24063040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 245/344 210/2000 DLCround-PT-05b-LTLFireability-08 20586245 m, 82915 m/sec, 24564336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 250/344 215/2000 DLCround-PT-05b-LTLFireability-08 21003554 m, 83461 m/sec, 25069556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 255/344 219/2000 DLCround-PT-05b-LTLFireability-08 21433478 m, 85984 m/sec, 25577839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 260/344 223/2000 DLCround-PT-05b-LTLFireability-08 21844635 m, 82231 m/sec, 26079262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 265/344 228/2000 DLCround-PT-05b-LTLFireability-08 22259322 m, 82937 m/sec, 26577890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for DLCround-PT-05b-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 22417753
[[35mlola[0m][I] fired transitions : 26775343
[[35mlola[0m][I] time used : 267
[[35mlola[0m][I] memory pages used : 229
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 DLCround-PT-05b-LTLFireability-07
[[35mlola[0m][I] time limit : 354 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for DLCround-PT-05b-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 DLCround-PT-05b-LTLFireability-05
[[35mlola[0m][I] time limit : 404 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 3/404 3/2000 DLCround-PT-05b-LTLFireability-05 239767 m, 47953 m/sec, 315132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 8/404 8/2000 DLCround-PT-05b-LTLFireability-05 687965 m, 89639 m/sec, 850016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 13/404 13/2000 DLCround-PT-05b-LTLFireability-05 1111760 m, 84759 m/sec, 1361751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 18/404 18/2000 DLCround-PT-05b-LTLFireability-05 1559727 m, 89593 m/sec, 1883659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 23/404 22/2000 DLCround-PT-05b-LTLFireability-05 2010859 m, 90226 m/sec, 2405121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 28/404 27/2000 DLCround-PT-05b-LTLFireability-05 2443212 m, 86470 m/sec, 2923107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 33/404 32/2000 DLCround-PT-05b-LTLFireability-05 2872133 m, 85784 m/sec, 3441910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 38/404 36/2000 DLCround-PT-05b-LTLFireability-05 3296213 m, 84816 m/sec, 3957061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 43/404 40/2000 DLCround-PT-05b-LTLFireability-05 3726525 m, 86062 m/sec, 4466145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 48/404 44/2000 DLCround-PT-05b-LTLFireability-05 4153923 m, 85479 m/sec, 4979421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 53/404 49/2000 DLCround-PT-05b-LTLFireability-05 4583525 m, 85920 m/sec, 5494694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 58/404 53/2000 DLCround-PT-05b-LTLFireability-05 5004942 m, 84283 m/sec, 6001043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 63/404 57/2000 DLCround-PT-05b-LTLFireability-05 5434719 m, 85955 m/sec, 6512746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 68/404 62/2000 DLCround-PT-05b-LTLFireability-05 5868217 m, 86699 m/sec, 7027593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 73/404 66/2000 DLCround-PT-05b-LTLFireability-05 6302074 m, 86771 m/sec, 7533568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 78/404 71/2000 DLCround-PT-05b-LTLFireability-05 6731547 m, 85894 m/sec, 8045243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 83/404 75/2000 DLCround-PT-05b-LTLFireability-05 7154457 m, 84582 m/sec, 8546958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 88/404 79/2000 DLCround-PT-05b-LTLFireability-05 7580008 m, 85110 m/sec, 9057763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 93/404 84/2000 DLCround-PT-05b-LTLFireability-05 8006416 m, 85281 m/sec, 9562711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 98/404 88/2000 DLCround-PT-05b-LTLFireability-05 8432221 m, 85161 m/sec, 10066527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 103/404 92/2000 DLCround-PT-05b-LTLFireability-05 8859017 m, 85359 m/sec, 10569126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 108/404 96/2000 DLCround-PT-05b-LTLFireability-05 9283289 m, 84854 m/sec, 11075163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 113/404 101/2000 DLCround-PT-05b-LTLFireability-05 9704773 m, 84296 m/sec, 11574330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 118/404 105/2000 DLCround-PT-05b-LTLFireability-05 10131702 m, 85385 m/sec, 12072659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 123/404 109/2000 DLCround-PT-05b-LTLFireability-05 10553251 m, 84309 m/sec, 12579334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 128/404 113/2000 DLCround-PT-05b-LTLFireability-05 10975911 m, 84532 m/sec, 13088415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 133/404 118/2000 DLCround-PT-05b-LTLFireability-05 11407539 m, 86325 m/sec, 13606114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 138/404 123/2000 DLCround-PT-05b-LTLFireability-05 11842976 m, 87087 m/sec, 14123038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 143/404 127/2000 DLCround-PT-05b-LTLFireability-05 12284082 m, 88221 m/sec, 14640330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 148/404 132/2000 DLCround-PT-05b-LTLFireability-05 12709865 m, 85156 m/sec, 15153855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 153/404 136/2000 DLCround-PT-05b-LTLFireability-05 13137853 m, 85597 m/sec, 15662160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 158/404 140/2000 DLCround-PT-05b-LTLFireability-05 13569524 m, 86334 m/sec, 16166506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 163/404 145/2000 DLCround-PT-05b-LTLFireability-05 13995089 m, 85113 m/sec, 16667012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 168/404 149/2000 DLCround-PT-05b-LTLFireability-05 14428110 m, 86604 m/sec, 17174918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 173/404 153/2000 DLCround-PT-05b-LTLFireability-05 14849831 m, 84344 m/sec, 17679953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 178/404 158/2000 DLCround-PT-05b-LTLFireability-05 15280575 m, 86148 m/sec, 18184226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 183/404 162/2000 DLCround-PT-05b-LTLFireability-05 15701302 m, 84145 m/sec, 18687380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 188/404 166/2000 DLCround-PT-05b-LTLFireability-05 16128621 m, 85463 m/sec, 19201635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 193/404 170/2000 DLCround-PT-05b-LTLFireability-05 16540015 m, 82278 m/sec, 19699152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 198/404 174/2000 DLCround-PT-05b-LTLFireability-05 16953798 m, 82756 m/sec, 20201125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 203/404 179/2000 DLCround-PT-05b-LTLFireability-05 17370023 m, 83245 m/sec, 20715092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 208/404 183/2000 DLCround-PT-05b-LTLFireability-05 17791522 m, 84299 m/sec, 21226139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 213/404 187/2000 DLCround-PT-05b-LTLFireability-05 18212158 m, 84127 m/sec, 21721770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 218/404 191/2000 DLCround-PT-05b-LTLFireability-05 18637992 m, 85166 m/sec, 22226494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 223/404 195/2000 DLCround-PT-05b-LTLFireability-05 19062977 m, 84997 m/sec, 22726702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 228/404 199/2000 DLCround-PT-05b-LTLFireability-05 19466016 m, 80607 m/sec, 23220663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 234/404 203/2000 DLCround-PT-05b-LTLFireability-05 19879827 m, 82762 m/sec, 23712684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 239/404 208/2000 DLCround-PT-05b-LTLFireability-05 20305335 m, 85101 m/sec, 24223728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 244/404 212/2000 DLCround-PT-05b-LTLFireability-05 20724599 m, 83852 m/sec, 24737366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 249/404 216/2000 DLCround-PT-05b-LTLFireability-05 21160607 m, 87201 m/sec, 25253190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 254/404 221/2000 DLCround-PT-05b-LTLFireability-05 21584479 m, 84774 m/sec, 25757848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 259/404 225/2000 DLCround-PT-05b-LTLFireability-05 22000198 m, 83143 m/sec, 26266121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 264/404 229/2000 DLCround-PT-05b-LTLFireability-05 22417417 m, 83443 m/sec, 26774786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 269/404 234/2000 DLCround-PT-05b-LTLFireability-05 22839753 m, 84467 m/sec, 27282131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 274/404 238/2000 DLCround-PT-05b-LTLFireability-05 23258039 m, 83657 m/sec, 27781583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 279/404 242/2000 DLCround-PT-05b-LTLFireability-05 23664991 m, 81390 m/sec, 28267435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 284/404 246/2000 DLCround-PT-05b-LTLFireability-05 24086102 m, 84222 m/sec, 28770755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 289/404 250/2000 DLCround-PT-05b-LTLFireability-05 24495890 m, 81957 m/sec, 29262027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 294/404 254/2000 DLCround-PT-05b-LTLFireability-05 24920272 m, 84876 m/sec, 29766954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 299/404 258/2000 DLCround-PT-05b-LTLFireability-05 25339759 m, 83897 m/sec, 30268277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 304/404 263/2000 DLCround-PT-05b-LTLFireability-05 25758125 m, 83673 m/sec, 30767031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 309/404 267/2000 DLCround-PT-05b-LTLFireability-05 26180898 m, 84554 m/sec, 31272944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 314/404 271/2000 DLCround-PT-05b-LTLFireability-05 26588707 m, 81561 m/sec, 31753293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 319/404 275/2000 DLCround-PT-05b-LTLFireability-05 27009877 m, 84234 m/sec, 32251042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 324/404 279/2000 DLCround-PT-05b-LTLFireability-05 27423105 m, 82645 m/sec, 32758432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 329/404 284/2000 DLCround-PT-05b-LTLFireability-05 27835324 m, 82443 m/sec, 33264376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 334/404 288/2000 DLCround-PT-05b-LTLFireability-05 28238472 m, 80629 m/sec, 33742520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 339/404 292/2000 DLCround-PT-05b-LTLFireability-05 28642015 m, 80708 m/sec, 34220570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 344/404 296/2000 DLCround-PT-05b-LTLFireability-05 29048620 m, 81321 m/sec, 34707459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 349/404 299/2000 DLCround-PT-05b-LTLFireability-05 29449613 m, 80198 m/sec, 35185556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-10: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-05b-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-05b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-05b-LTLFireability-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 354/404 303/2000 DLCround-PT-05b-LTLFireability-05 29811297 m, 72336 m/sec, 35627754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 404 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-05b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-05b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276500156"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-05b.tgz
mv DLCround-PT-05b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;