About the Execution of LoLA for DLCround-PT-03b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.455 | 1434427.00 | 1453920.00 | 5255.20 | ?F??FT?????T?F?T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276400121.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCround-PT-03b, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276400121
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 936K
-rw-r--r-- 1 mcc users 7.1K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 22 14:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 13 12:26 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 144K Apr 13 12:26 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 13 12:25 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 93K Apr 13 12:25 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 432K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-03b-CTLCardinality-2024-00
FORMULA_NAME DLCround-PT-03b-CTLCardinality-2024-01
FORMULA_NAME DLCround-PT-03b-CTLCardinality-2024-02
FORMULA_NAME DLCround-PT-03b-CTLCardinality-2024-03
FORMULA_NAME DLCround-PT-03b-CTLCardinality-2024-04
FORMULA_NAME DLCround-PT-03b-CTLCardinality-2024-05
FORMULA_NAME DLCround-PT-03b-CTLCardinality-2024-06
FORMULA_NAME DLCround-PT-03b-CTLCardinality-2024-07
FORMULA_NAME DLCround-PT-03b-CTLCardinality-2024-08
FORMULA_NAME DLCround-PT-03b-CTLCardinality-2024-09
FORMULA_NAME DLCround-PT-03b-CTLCardinality-2024-10
FORMULA_NAME DLCround-PT-03b-CTLCardinality-2024-11
FORMULA_NAME DLCround-PT-03b-CTLCardinality-2023-12
FORMULA_NAME DLCround-PT-03b-CTLCardinality-2023-13
FORMULA_NAME DLCround-PT-03b-CTLCardinality-2023-14
FORMULA_NAME DLCround-PT-03b-CTLCardinality-2023-15
=== Now, execution of the tool begins
BK_START 1717053068142
FORMULA DLCround-PT-03b-CTLCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-03b-CTLCardinality-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-03b-CTLCardinality-2023-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-03b-CTLCardinality-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-03b-CTLCardinality-2023-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-03b-CTLCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717054502569
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-03b-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 130 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for DLCround-PT-03b-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 29
[[35mlola[0m][I] fired transitions : 43
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 16 DLCround-PT-03b-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 135 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 16 DLCround-PT-03b-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for DLCround-PT-03b-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 46
[[35mlola[0m][I] fired transitions : 46
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 56 (type EQUN) for DLCround-PT-03b-CTLCardinality-2024-04 (obsolete)
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for DLCround-PT-03b-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 44 (type CNST) for 43 DLCround-PT-03b-CTLCardinality-2023-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 44 (type CNST) for DLCround-PT-03b-CTLCardinality-2023-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 DLCround-PT-03b-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 195 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 9 DLCround-PT-03b-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for DLCround-PT-03b-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 185
[[35mlola[0m][I] fired transitions : 603
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 9 DLCround-PT-03b-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 208 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for DLCround-PT-03b-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 46
[[35mlola[0m][I] fired transitions : 46
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 61 (type EQUN) for DLCround-PT-03b-CTLCardinality-2024-03 (obsolete)
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 DLCround-PT-03b-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 223 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 37 DLCround-PT-03b-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for DLCround-PT-03b-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 37 DLCround-PT-03b-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 260 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for DLCround-PT-03b-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for DLCround-PT-03b-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 45
[[35mlola[0m][I] fired transitions : 45
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 66 (type EQUN) for DLCround-PT-03b-CTLCardinality-2024-11 (obsolete)
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 46 DLCround-PT-03b-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 284 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for DLCround-PT-03b-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for DLCround-PT-03b-CTLCardinality-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7729
[[35mlola[0m][I] fired transitions : 13171
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 DLCround-PT-03b-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 347 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for DLCround-PT-03b-CTLCardinality-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 DLCround-PT-03b-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 390 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 3/390 3/2000 DLCround-PT-03b-CTLCardinality-2024-09 287900 m, 57580 m/sec, 320805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 8/390 7/2000 DLCround-PT-03b-CTLCardinality-2024-09 893578 m, 121135 m/sec, 999615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 13/390 12/2000 DLCround-PT-03b-CTLCardinality-2024-09 1489401 m, 119164 m/sec, 1674500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 18/390 16/2000 DLCround-PT-03b-CTLCardinality-2024-09 2077913 m, 117702 m/sec, 2340957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 23/390 21/2000 DLCround-PT-03b-CTLCardinality-2024-09 2659062 m, 116229 m/sec, 3002092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 28/390 25/2000 DLCround-PT-03b-CTLCardinality-2024-09 3255183 m, 119224 m/sec, 3672638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 33/390 30/2000 DLCround-PT-03b-CTLCardinality-2024-09 3847964 m, 118556 m/sec, 4342547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 38/390 35/2000 DLCround-PT-03b-CTLCardinality-2024-09 4446853 m, 119777 m/sec, 5014702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 43/390 39/2000 DLCround-PT-03b-CTLCardinality-2024-09 5037770 m, 118183 m/sec, 5682939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 48/390 43/2000 DLCround-PT-03b-CTLCardinality-2024-09 5621411 m, 116728 m/sec, 6338584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 53/390 48/2000 DLCround-PT-03b-CTLCardinality-2024-09 6206194 m, 116956 m/sec, 6996496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 58/390 52/2000 DLCround-PT-03b-CTLCardinality-2024-09 6782132 m, 115187 m/sec, 7651497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 63/390 56/2000 DLCround-PT-03b-CTLCardinality-2024-09 7355441 m, 114661 m/sec, 8305103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 68/390 61/2000 DLCround-PT-03b-CTLCardinality-2024-09 7920719 m, 113055 m/sec, 8946801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 73/390 65/2000 DLCround-PT-03b-CTLCardinality-2024-09 8489167 m, 113689 m/sec, 9588407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 78/390 69/2000 DLCround-PT-03b-CTLCardinality-2024-09 9058787 m, 113924 m/sec, 10236065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 83/390 73/2000 DLCround-PT-03b-CTLCardinality-2024-09 9620146 m, 112271 m/sec, 10879022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 88/390 77/2000 DLCround-PT-03b-CTLCardinality-2024-09 10181442 m, 112259 m/sec, 11516507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 93/390 81/2000 DLCround-PT-03b-CTLCardinality-2024-09 10748415 m, 113394 m/sec, 12159594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 98/390 86/2000 DLCround-PT-03b-CTLCardinality-2024-09 11309392 m, 112195 m/sec, 12800050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 103/390 90/2000 DLCround-PT-03b-CTLCardinality-2024-09 11869214 m, 111964 m/sec, 13438421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 108/390 94/2000 DLCround-PT-03b-CTLCardinality-2024-09 12416154 m, 109388 m/sec, 14065876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 113/390 98/2000 DLCround-PT-03b-CTLCardinality-2024-09 12972331 m, 111235 m/sec, 14701963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 118/390 102/2000 DLCround-PT-03b-CTLCardinality-2024-09 13524585 m, 110450 m/sec, 15333059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 123/390 106/2000 DLCround-PT-03b-CTLCardinality-2024-09 14080563 m, 111195 m/sec, 15967981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 128/390 110/2000 DLCround-PT-03b-CTLCardinality-2024-09 14630147 m, 109916 m/sec, 16599730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 133/390 114/2000 DLCround-PT-03b-CTLCardinality-2024-09 15180419 m, 110054 m/sec, 17233082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 138/390 118/2000 DLCround-PT-03b-CTLCardinality-2024-09 15732701 m, 110456 m/sec, 17864857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 143/390 122/2000 DLCround-PT-03b-CTLCardinality-2024-09 16283986 m, 110257 m/sec, 18495805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 148/390 126/2000 DLCround-PT-03b-CTLCardinality-2024-09 16828289 m, 108860 m/sec, 19123161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 153/390 130/2000 DLCround-PT-03b-CTLCardinality-2024-09 17376932 m, 109728 m/sec, 19753063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 158/390 134/2000 DLCround-PT-03b-CTLCardinality-2024-09 17926435 m, 109900 m/sec, 20384538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 163/390 138/2000 DLCround-PT-03b-CTLCardinality-2024-09 18471524 m, 109017 m/sec, 21007515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 168/390 142/2000 DLCround-PT-03b-CTLCardinality-2024-09 19006557 m, 107006 m/sec, 21625063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 173/390 146/2000 DLCround-PT-03b-CTLCardinality-2024-09 19549323 m, 108553 m/sec, 22251743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 178/390 150/2000 DLCround-PT-03b-CTLCardinality-2024-09 20095442 m, 109223 m/sec, 22875210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 183/390 154/2000 DLCround-PT-03b-CTLCardinality-2024-09 20635799 m, 108071 m/sec, 23499248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 188/390 158/2000 DLCround-PT-03b-CTLCardinality-2024-09 21175157 m, 107871 m/sec, 24120690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 193/390 162/2000 DLCround-PT-03b-CTLCardinality-2024-09 21712709 m, 107510 m/sec, 24743719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 198/390 166/2000 DLCround-PT-03b-CTLCardinality-2024-09 22248661 m, 107190 m/sec, 25361804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 203/390 170/2000 DLCround-PT-03b-CTLCardinality-2024-09 22769911 m, 104250 m/sec, 25956953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 208/390 174/2000 DLCround-PT-03b-CTLCardinality-2024-09 23307409 m, 107499 m/sec, 26575211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 213/390 178/2000 DLCround-PT-03b-CTLCardinality-2024-09 23863563 m, 111230 m/sec, 27210861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 218/390 182/2000 DLCround-PT-03b-CTLCardinality-2024-09 24429193 m, 113126 m/sec, 27856014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 223/390 186/2000 DLCround-PT-03b-CTLCardinality-2024-09 24965187 m, 107198 m/sec, 28474638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 228/390 190/2000 DLCround-PT-03b-CTLCardinality-2024-09 25496979 m, 106358 m/sec, 29087008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 233/390 194/2000 DLCround-PT-03b-CTLCardinality-2024-09 26027338 m, 106071 m/sec, 29698402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 238/390 197/2000 DLCround-PT-03b-CTLCardinality-2024-09 26558974 m, 106327 m/sec, 30311794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 243/390 201/2000 DLCround-PT-03b-CTLCardinality-2024-09 27096196 m, 107444 m/sec, 30928093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 248/390 205/2000 DLCround-PT-03b-CTLCardinality-2024-09 27625735 m, 105907 m/sec, 31539863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 253/390 209/2000 DLCround-PT-03b-CTLCardinality-2024-09 28152951 m, 105443 m/sec, 32148861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 258/390 213/2000 DLCround-PT-03b-CTLCardinality-2024-09 28681383 m, 105686 m/sec, 32759520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 263/390 217/2000 DLCround-PT-03b-CTLCardinality-2024-09 29211655 m, 106054 m/sec, 33370079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 268/390 221/2000 DLCround-PT-03b-CTLCardinality-2024-09 29738262 m, 105321 m/sec, 33978000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 273/390 224/2000 DLCround-PT-03b-CTLCardinality-2024-09 30261409 m, 104629 m/sec, 34585887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 278/390 228/2000 DLCround-PT-03b-CTLCardinality-2024-09 30788720 m, 105462 m/sec, 35197225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 283/390 232/2000 DLCround-PT-03b-CTLCardinality-2024-09 31316153 m, 105486 m/sec, 35806963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 288/390 236/2000 DLCround-PT-03b-CTLCardinality-2024-09 31842674 m, 105304 m/sec, 36418475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 293/390 240/2000 DLCround-PT-03b-CTLCardinality-2024-09 32365250 m, 104515 m/sec, 37023184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 298/390 244/2000 DLCround-PT-03b-CTLCardinality-2024-09 32952358 m, 117421 m/sec, 37684421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 303/390 248/2000 DLCround-PT-03b-CTLCardinality-2024-09 33535552 m, 116638 m/sec, 38342998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 308/390 253/2000 DLCround-PT-03b-CTLCardinality-2024-09 34113893 m, 115668 m/sec, 38996609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 313/390 257/2000 DLCround-PT-03b-CTLCardinality-2024-09 34682905 m, 113802 m/sec, 39636381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 318/390 261/2000 DLCround-PT-03b-CTLCardinality-2024-09 35251524 m, 113723 m/sec, 40277190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 323/390 265/2000 DLCround-PT-03b-CTLCardinality-2024-09 35817234 m, 113142 m/sec, 40916362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 328/390 270/2000 DLCround-PT-03b-CTLCardinality-2024-09 36383620 m, 113277 m/sec, 41555234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 333/390 274/2000 DLCround-PT-03b-CTLCardinality-2024-09 36944899 m, 112255 m/sec, 42193595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 338/390 278/2000 DLCround-PT-03b-CTLCardinality-2024-09 37507880 m, 112596 m/sec, 42835628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 343/390 282/2000 DLCround-PT-03b-CTLCardinality-2024-09 38065152 m, 111454 m/sec, 43467352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 348/390 286/2000 DLCround-PT-03b-CTLCardinality-2024-09 38619777 m, 110925 m/sec, 44100311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 353/390 290/2000 DLCround-PT-03b-CTLCardinality-2024-09 39175271 m, 111098 m/sec, 44733855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 358/390 294/2000 DLCround-PT-03b-CTLCardinality-2024-09 39727974 m, 110540 m/sec, 45363698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 363/390 299/2000 DLCround-PT-03b-CTLCardinality-2024-09 40286214 m, 111648 m/sec, 45997510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 368/390 303/2000 DLCround-PT-03b-CTLCardinality-2024-09 40835620 m, 109881 m/sec, 46624045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 373/390 307/2000 DLCround-PT-03b-CTLCardinality-2024-09 41385168 m, 109909 m/sec, 47253076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 378/390 311/2000 DLCround-PT-03b-CTLCardinality-2024-09 41934161 m, 109798 m/sec, 47882391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 383/390 315/2000 DLCround-PT-03b-CTLCardinality-2024-09 42479367 m, 109041 m/sec, 48507042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 388/390 319/2000 DLCround-PT-03b-CTLCardinality-2024-09 43023308 m, 108788 m/sec, 49131389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 32 (type EXCL) for DLCround-PT-03b-CTLCardinality-2024-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 DLCround-PT-03b-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 390 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 DLCround-PT-03b-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 2731 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for DLCround-PT-03b-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 307
[[35mlola[0m][I] fired transitions : 614
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 5/390 5/5 DLCround-PT-03b-CTLCardinality-2024-09 602509 m, -8484159 m/sec, 672521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 32 (type EXCL) for DLCround-PT-03b-CTLCardinality-2024-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 DLCround-PT-03b-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 453 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 5/453 3/2000 DLCround-PT-03b-CTLCardinality-2024-08 371321 m, 74264 m/sec, 762803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 10/453 5/2000 DLCround-PT-03b-CTLCardinality-2024-08 759412 m, 77618 m/sec, 1561149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 15/453 8/2000 DLCround-PT-03b-CTLCardinality-2024-08 1143050 m, 76727 m/sec, 2350408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 20/453 10/2000 DLCround-PT-03b-CTLCardinality-2024-08 1519712 m, 75332 m/sec, 3124712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 25/453 13/2000 DLCround-PT-03b-CTLCardinality-2024-08 1893169 m, 74691 m/sec, 3893082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 30/453 15/2000 DLCround-PT-03b-CTLCardinality-2024-08 2264487 m, 74263 m/sec, 4656713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 35/453 18/2000 DLCround-PT-03b-CTLCardinality-2024-08 2639576 m, 75017 m/sec, 5428076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 40/453 20/2000 DLCround-PT-03b-CTLCardinality-2024-08 3009156 m, 73916 m/sec, 6187757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 45/453 23/2000 DLCround-PT-03b-CTLCardinality-2024-08 3383331 m, 74835 m/sec, 6957622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 50/453 25/2000 DLCround-PT-03b-CTLCardinality-2024-08 3750245 m, 73382 m/sec, 7713219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 55/453 27/2000 DLCround-PT-03b-CTLCardinality-2024-08 4120885 m, 74128 m/sec, 8475626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 60/453 30/2000 DLCround-PT-03b-CTLCardinality-2024-08 4487854 m, 73393 m/sec, 9229611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 65/453 32/2000 DLCround-PT-03b-CTLCardinality-2024-08 4856745 m, 73778 m/sec, 9987916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 70/453 35/2000 DLCround-PT-03b-CTLCardinality-2024-08 5225367 m, 73724 m/sec, 10746623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 75/453 37/2000 DLCround-PT-03b-CTLCardinality-2024-08 5597444 m, 74415 m/sec, 11511409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 80/453 39/2000 DLCround-PT-03b-CTLCardinality-2024-08 5955160 m, 71543 m/sec, 12247649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 85/453 42/2000 DLCround-PT-03b-CTLCardinality-2024-08 6323325 m, 73633 m/sec, 13005942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 90/453 44/2000 DLCround-PT-03b-CTLCardinality-2024-08 6695548 m, 74444 m/sec, 13771362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 95/453 47/2000 DLCround-PT-03b-CTLCardinality-2024-08 7074834 m, 75857 m/sec, 14550398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 100/453 49/2000 DLCround-PT-03b-CTLCardinality-2024-08 7441814 m, 73396 m/sec, 15305188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 105/453 51/2000 DLCround-PT-03b-CTLCardinality-2024-08 7806291 m, 72895 m/sec, 16054220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 110/453 54/2000 DLCround-PT-03b-CTLCardinality-2024-08 8179552 m, 74652 m/sec, 16822618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 115/453 56/2000 DLCround-PT-03b-CTLCardinality-2024-08 8558168 m, 75723 m/sec, 17600501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 120/453 59/2000 DLCround-PT-03b-CTLCardinality-2024-08 8933047 m, 74975 m/sec, 18371834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 125/453 61/2000 DLCround-PT-03b-CTLCardinality-2024-08 9300356 m, 73461 m/sec, 19127894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 130/453 64/2000 DLCround-PT-03b-CTLCardinality-2024-08 9663688 m, 72666 m/sec, 19875507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 135/453 66/2000 DLCround-PT-03b-CTLCardinality-2024-08 10040627 m, 75387 m/sec, 20650247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 140/453 68/2000 DLCround-PT-03b-CTLCardinality-2024-08 10407685 m, 73411 m/sec, 21405407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 145/453 71/2000 DLCround-PT-03b-CTLCardinality-2024-08 10768309 m, 72124 m/sec, 22147842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 150/453 73/2000 DLCround-PT-03b-CTLCardinality-2024-08 11130869 m, 72512 m/sec, 22894293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 155/453 76/2000 DLCround-PT-03b-CTLCardinality-2024-08 11496544 m, 73135 m/sec, 23646970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 160/453 78/2000 DLCround-PT-03b-CTLCardinality-2024-08 11857623 m, 72215 m/sec, 24390511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 165/453 80/2000 DLCround-PT-03b-CTLCardinality-2024-08 12223479 m, 73171 m/sec, 25143762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 170/453 83/2000 DLCround-PT-03b-CTLCardinality-2024-08 12567944 m, 68893 m/sec, 25853055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 175/453 85/2000 DLCround-PT-03b-CTLCardinality-2024-08 12905199 m, 67451 m/sec, 26547609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 180/453 87/2000 DLCround-PT-03b-CTLCardinality-2024-08 13232775 m, 65515 m/sec, 27222033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 185/453 89/2000 DLCround-PT-03b-CTLCardinality-2024-08 13587563 m, 70957 m/sec, 27952648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 190/453 91/2000 DLCround-PT-03b-CTLCardinality-2024-08 13948185 m, 72124 m/sec, 28695111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 195/453 94/2000 DLCround-PT-03b-CTLCardinality-2024-08 14316909 m, 73744 m/sec, 29454202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 200/453 96/2000 DLCround-PT-03b-CTLCardinality-2024-08 14673419 m, 71302 m/sec, 30188610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 205/453 98/2000 DLCround-PT-03b-CTLCardinality-2024-08 15023377 m, 69991 m/sec, 30909099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 210/453 100/2000 DLCround-PT-03b-CTLCardinality-2024-08 15380128 m, 71350 m/sec, 31643618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 215/453 102/2000 DLCround-PT-03b-CTLCardinality-2024-08 15729899 m, 69954 m/sec, 32364032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 220/453 105/2000 DLCround-PT-03b-CTLCardinality-2024-08 16083581 m, 70736 m/sec, 33092195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 225/453 107/2000 DLCround-PT-03b-CTLCardinality-2024-08 16435024 m, 70288 m/sec, 33815944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 230/453 109/2000 DLCround-PT-03b-CTLCardinality-2024-08 16795329 m, 72061 m/sec, 34558095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 235/453 111/2000 DLCround-PT-03b-CTLCardinality-2024-08 17157977 m, 72529 m/sec, 35304845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 240/453 114/2000 DLCround-PT-03b-CTLCardinality-2024-08 17523559 m, 73116 m/sec, 36057337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 245/453 116/2000 DLCround-PT-03b-CTLCardinality-2024-08 17885316 m, 72351 m/sec, 36802204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1124 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 250/453 118/2000 DLCround-PT-03b-CTLCardinality-2024-08 18245654 m, 72067 m/sec, 37544091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1129 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 255/453 121/2000 DLCround-PT-03b-CTLCardinality-2024-08 18604472 m, 71763 m/sec, 38282852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1134 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 260/453 123/2000 DLCround-PT-03b-CTLCardinality-2024-08 18936894 m, 66484 m/sec, 38967213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1139 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 265/453 125/2000 DLCround-PT-03b-CTLCardinality-2024-08 19283150 m, 69251 m/sec, 39680333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1144 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 270/453 127/2000 DLCround-PT-03b-CTLCardinality-2024-08 19625865 m, 68543 m/sec, 40385980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1149 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 275/453 129/2000 DLCround-PT-03b-CTLCardinality-2024-08 19971850 m, 69197 m/sec, 41098567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1154 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 280/453 132/2000 DLCround-PT-03b-CTLCardinality-2024-08 20325491 m, 70728 m/sec, 41826957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1159 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 285/453 134/2000 DLCround-PT-03b-CTLCardinality-2024-08 20674471 m, 69796 m/sec, 42547104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1164 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 290/453 136/2000 DLCround-PT-03b-CTLCardinality-2024-08 21024628 m, 70031 m/sec, 43267843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 295/453 138/2000 DLCround-PT-03b-CTLCardinality-2024-08 21370748 m, 69224 m/sec, 43980452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1174 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 300/453 140/2000 DLCround-PT-03b-CTLCardinality-2024-08 21714267 m, 68703 m/sec, 44687668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1179 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 305/453 142/2000 DLCround-PT-03b-CTLCardinality-2024-08 22064368 m, 70020 m/sec, 45409255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1184 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 310/453 145/2000 DLCround-PT-03b-CTLCardinality-2024-08 22418251 m, 70776 m/sec, 46137791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1189 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 315/453 147/2000 DLCround-PT-03b-CTLCardinality-2024-08 22769959 m, 70341 m/sec, 46863555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1194 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 320/453 149/2000 DLCround-PT-03b-CTLCardinality-2024-08 23132864 m, 72581 m/sec, 47611167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1199 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 325/453 152/2000 DLCround-PT-03b-CTLCardinality-2024-08 23491054 m, 71638 m/sec, 48348913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1204 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 330/453 154/2000 DLCround-PT-03b-CTLCardinality-2024-08 23843958 m, 70580 m/sec, 49076584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1209 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 335/453 156/2000 DLCround-PT-03b-CTLCardinality-2024-08 24195627 m, 70333 m/sec, 49800826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1214 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 340/453 158/2000 DLCround-PT-03b-CTLCardinality-2024-08 24552621 m, 71398 m/sec, 50535467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 345/453 160/2000 DLCround-PT-03b-CTLCardinality-2024-08 24907174 m, 70910 m/sec, 51265404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1224 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 350/453 163/2000 DLCround-PT-03b-CTLCardinality-2024-08 25265962 m, 71757 m/sec, 52004141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1229 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 355/453 165/2000 DLCround-PT-03b-CTLCardinality-2024-08 25622482 m, 71304 m/sec, 52738188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 360/453 167/2000 DLCround-PT-03b-CTLCardinality-2024-08 25986610 m, 72825 m/sec, 53487712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1239 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 365/453 169/2000 DLCround-PT-03b-CTLCardinality-2024-08 26337063 m, 70090 m/sec, 54210022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1244 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 370/453 171/2000 DLCround-PT-03b-CTLCardinality-2024-08 26676951 m, 67977 m/sec, 54909905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1249 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 375/453 174/2000 DLCround-PT-03b-CTLCardinality-2024-08 27022631 m, 69136 m/sec, 55621856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1254 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 380/453 176/2000 DLCround-PT-03b-CTLCardinality-2024-08 27358818 m, 67237 m/sec, 56313970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1259 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 385/453 178/2000 DLCround-PT-03b-CTLCardinality-2024-08 27689171 m, 66070 m/sec, 56994171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1264 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 390/453 180/2000 DLCround-PT-03b-CTLCardinality-2024-08 28033267 m, 68819 m/sec, 57702569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1269 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 395/453 182/2000 DLCround-PT-03b-CTLCardinality-2024-08 28373255 m, 67997 m/sec, 58402563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1274 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 400/453 184/2000 DLCround-PT-03b-CTLCardinality-2024-08 28707689 m, 66886 m/sec, 59091491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1279 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 405/453 187/2000 DLCround-PT-03b-CTLCardinality-2024-08 29037429 m, 65948 m/sec, 59803614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1284 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 410/453 189/2000 DLCround-PT-03b-CTLCardinality-2024-08 29365635 m, 65641 m/sec, 60514294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1289 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 415/453 192/2000 DLCround-PT-03b-CTLCardinality-2024-08 29699861 m, 66845 m/sec, 61232664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 420/453 194/2000 DLCround-PT-03b-CTLCardinality-2024-08 30030666 m, 66161 m/sec, 61946026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1299 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 425/453 197/2000 DLCround-PT-03b-CTLCardinality-2024-08 30346161 m, 63099 m/sec, 62633556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1304 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 430/453 199/2000 DLCround-PT-03b-CTLCardinality-2024-08 30674077 m, 65583 m/sec, 63324908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1309 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 435/453 200/2000 DLCround-PT-03b-CTLCardinality-2024-08 31000291 m, 65242 m/sec, 63996526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1314 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 440/453 203/2000 DLCround-PT-03b-CTLCardinality-2024-08 31338913 m, 67724 m/sec, 64693434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1319 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 445/453 204/2000 DLCround-PT-03b-CTLCardinality-2024-08 31662664 m, 64750 m/sec, 65388621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1324 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 450/453 207/2000 DLCround-PT-03b-CTLCardinality-2024-08 31985899 m, 64647 m/sec, 66089356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1329 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 29 (type EXCL) for DLCround-PT-03b-CTLCardinality-2024-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1334 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 DLCround-PT-03b-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 453 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 DLCround-PT-03b-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 2266 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 5/453 3/2000 DLCround-PT-03b-CTLCardinality-2024-07 366949 m, 73389 m/sec, 776719 t fired, .
[[35mlola[0m][.] 29 CTL EXCL 5/2266 3/5 DLCround-PT-03b-CTLCardinality-2024-08 373689 m, -6322442 m/sec, 767665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1339 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 29 (type EXCL) for DLCround-PT-03b-CTLCardinality-2024-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 10/453 6/2000 DLCround-PT-03b-CTLCardinality-2024-07 761022 m, 78814 m/sec, 1614410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1344 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 15/453 9/2000 DLCround-PT-03b-CTLCardinality-2024-07 1157006 m, 79196 m/sec, 2453530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 20/453 13/2000 DLCround-PT-03b-CTLCardinality-2024-07 1550883 m, 78775 m/sec, 3291592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1354 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 25/453 14/2000 DLCround-PT-03b-CTLCardinality-2024-07 1802551 m, 50333 m/sec, 3974155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1359 secs. Pages in use: 546
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 30/453 17/2000 DLCround-PT-03b-CTLCardinality-2024-07 2214214 m, 82332 m/sec, 4672521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1364 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 35/453 22/2000 DLCround-PT-03b-CTLCardinality-2024-07 2746377 m, 106432 m/sec, 5369820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1369 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 40/453 26/2000 DLCround-PT-03b-CTLCardinality-2024-07 3315179 m, 113760 m/sec, 6063649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1374 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 45/453 29/2000 DLCround-PT-03b-CTLCardinality-2024-07 3787462 m, 94456 m/sec, 6757543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1379 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 50/453 32/2000 DLCround-PT-03b-CTLCardinality-2024-07 4191068 m, 80721 m/sec, 7457909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1384 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 55/453 37/2000 DLCround-PT-03b-CTLCardinality-2024-07 4785432 m, 118872 m/sec, 8165269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1389 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 60/453 42/2000 DLCround-PT-03b-CTLCardinality-2024-07 5406872 m, 124288 m/sec, 8866161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1394 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 65/453 46/2000 DLCround-PT-03b-CTLCardinality-2024-07 6019093 m, 122444 m/sec, 9556244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1399 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 70/453 51/2000 DLCround-PT-03b-CTLCardinality-2024-07 6629584 m, 122098 m/sec, 10240849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 75/453 55/2000 DLCround-PT-03b-CTLCardinality-2024-07 7235611 m, 121205 m/sec, 10927296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 80/453 60/2000 DLCround-PT-03b-CTLCardinality-2024-07 7828872 m, 118652 m/sec, 11606042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 592
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 85/453 64/2000 DLCround-PT-03b-CTLCardinality-2024-07 8394738 m, 113173 m/sec, 12248697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 596
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 90/453 67/2000 DLCround-PT-03b-CTLCardinality-2024-07 8756679 m, 72388 m/sec, 12659132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 599
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-04: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2024-11: EG true state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-12: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCround-PT-03b-CTLCardinality-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-14: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCround-PT-03b-CTLCardinality-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-03: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCround-PT-03b-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 CTL EXCL 96/453 69/2000 DLCround-PT-03b-CTLCardinality-2024-07 8996895 m, 48043 m/sec, 12928630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 411 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-03b"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCround-PT-03b, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276400121"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-03b.tgz
mv DLCround-PT-03b execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;