About the Execution of LoLA for DLCflexbar-PT-8a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16202.247 | 228663.00 | 696586.00 | 710.00 | T???????T?????F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276400098.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCflexbar-PT-8a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276400098
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 9.2M
-rw-r--r-- 1 mcc users 7.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 22 14:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Apr 22 14:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 14 12:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 157K Apr 14 12:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 14 01:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 91K Apr 14 01:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 8.7M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-8a-CTLFireability-2024-00
FORMULA_NAME DLCflexbar-PT-8a-CTLFireability-2024-01
FORMULA_NAME DLCflexbar-PT-8a-CTLFireability-2024-02
FORMULA_NAME DLCflexbar-PT-8a-CTLFireability-2024-03
FORMULA_NAME DLCflexbar-PT-8a-CTLFireability-2024-04
FORMULA_NAME DLCflexbar-PT-8a-CTLFireability-2024-05
FORMULA_NAME DLCflexbar-PT-8a-CTLFireability-2024-06
FORMULA_NAME DLCflexbar-PT-8a-CTLFireability-2024-07
FORMULA_NAME DLCflexbar-PT-8a-CTLFireability-2024-08
FORMULA_NAME DLCflexbar-PT-8a-CTLFireability-2024-09
FORMULA_NAME DLCflexbar-PT-8a-CTLFireability-2024-10
FORMULA_NAME DLCflexbar-PT-8a-CTLFireability-2024-11
FORMULA_NAME DLCflexbar-PT-8a-CTLFireability-2023-12
FORMULA_NAME DLCflexbar-PT-8a-CTLFireability-2023-13
FORMULA_NAME DLCflexbar-PT-8a-CTLFireability-2023-14
FORMULA_NAME DLCflexbar-PT-8a-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717041900321
FORMULA DLCflexbar-PT-8a-CTLFireability-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-8a-CTLFireability-2023-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-8a-CTLFireability-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717042128984
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] LAUNCH task # 53 (type SKEL/FNDP) for 0 DLCflexbar-PT-8a-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 54 (type SKEL/EQUN) for 0 DLCflexbar-PT-8a-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 55 (type SKEL/SRCH) for 0 DLCflexbar-PT-8a-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type SKEL/SRCH) for DLCflexbar-PT-8a-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 53 (type FNDP) for DLCflexbar-PT-8a-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 54 (type EQUN) for DLCflexbar-PT-8a-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][I] FINISHED task # 53 (type SKEL/FNDP) for DLCflexbar-PT-8a-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 54 (type SKEL/EQUN) for DLCflexbar-PT-8a-CTLFireability-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 14 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/SRCH) for 9 DLCflexbar-PT-8a-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 1/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 91588 m, 18317 m/sec, 333773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type SKEL/FNDP) for 28 DLCflexbar-PT-8a-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type SKEL/EQUN) for 28 DLCflexbar-PT-8a-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/SRCH) for 28 DLCflexbar-PT-8a-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type SKEL/FNDP) for DLCflexbar-PT-8a-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 59 (type EQUN) for DLCflexbar-PT-8a-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 60 (type SRCH) for DLCflexbar-PT-8a-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 59 (type SKEL/EQUN) for DLCflexbar-PT-8a-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 6/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 359418 m, 53566 m/sec, 1394435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 11/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 621438 m, 52404 m/sec, 2446800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 16/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 889769 m, 53666 m/sec, 3578126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 21/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 1135781 m, 49202 m/sec, 4706836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 26/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 1366356 m, 46115 m/sec, 5793868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 31/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 1614801 m, 49689 m/sec, 6909757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 36/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 1859498 m, 48939 m/sec, 7974411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 41/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 2112909 m, 50682 m/sec, 9074435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 46/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 2343097 m, 46037 m/sec, 10141736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 51/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 2573469 m, 46074 m/sec, 11100608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 56/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 2800374 m, 45381 m/sec, 12083601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 61/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 3043748 m, 48674 m/sec, 13103676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 66/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 3271469 m, 45544 m/sec, 14137231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 71/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 3504948 m, 46695 m/sec, 15192153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 76/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 3729020 m, 44814 m/sec, 16196255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 81/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 3933695 m, 40935 m/sec, 17132858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-08: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 86/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 4148241 m, 42909 m/sec, 18138132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 28 DLCflexbar-PT-8a-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 205 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 28 DLCflexbar-PT-8a-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 28 DLCflexbar-PT-8a-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for DLCflexbar-PT-8a-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 61 (type FNDP) for DLCflexbar-PT-8a-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for DLCflexbar-PT-8a-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for DLCflexbar-PT-8a-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for DLCflexbar-PT-8a-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 46 DLCflexbar-PT-8a-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 218 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 65 (type FNDP) for 46 DLCflexbar-PT-8a-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 46 DLCflexbar-PT-8a-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for DLCflexbar-PT-8a-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 65 (type FNDP) for DLCflexbar-PT-8a-CTLFireability-2023-14 (obsolete)
[[35mlola[0m][W] CANCELED task # 66 (type EQUN) for DLCflexbar-PT-8a-CTLFireability-2023-14 (obsolete)
[[35mlola[0m][I] FINISHED task # 65 (type FNDP) for DLCflexbar-PT-8a-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for DLCflexbar-PT-8a-CTLFireability-2023-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-00: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 91/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 4358075 m, 41966 m/sec, 19037800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 0 DLCflexbar-PT-8a-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 232 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 68 (type FNDP) for 0 DLCflexbar-PT-8a-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 0 DLCflexbar-PT-8a-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for DLCflexbar-PT-8a-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][W] CANCELED task # 68 (type FNDP) for DLCflexbar-PT-8a-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 70 (type EXCL) for DLCflexbar-PT-8a-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][I] FINISHED task # 68 (type FNDP) for DLCflexbar-PT-8a-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 96/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 4477084 m, 23801 m/sec, 19557498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 101/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 4594245 m, 23432 m/sec, 20081734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 106/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 4722198 m, 25590 m/sec, 20631461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 111/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 4833933 m, 22347 m/sec, 21106872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 116/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 4927068 m, 18627 m/sec, 21498283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 121/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 5032971 m, 21180 m/sec, 21960828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 126/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 5108310 m, 15067 m/sec, 22332177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 131/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 5198824 m, 18102 m/sec, 22766430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 136/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 5287390 m, 17713 m/sec, 23153955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 141/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 5387876 m, 20097 m/sec, 23630081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 146/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 5479713 m, 18367 m/sec, 24079263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 72 (type EXCL) for 37 DLCflexbar-PT-8a-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 244 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 75 (type EQUN) for 37 DLCflexbar-PT-8a-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 77 (type EQUN) for 37 DLCflexbar-PT-8a-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 151/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 5588372 m, 21731 m/sec, 24568966 t fired, .
[[35mlola[0m][.] 72 AGEF EXCL 2/244 1/2000 DLCflexbar-PT-8a-CTLFireability-2024-11 --
[[35mlola[0m][.] 75 EF STEQ 2/3428 0/5 DLCflexbar-PT-8a-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.] 77 EF STEQ 2/3428 0/5 DLCflexbar-PT-8a-CTLFireability-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 75 (type EQUN) for DLCflexbar-PT-8a-CTLFireability-2024-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 77 (type EQUN) for DLCflexbar-PT-8a-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 156/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 5711191 m, 24563 m/sec, 25076334 t fired, .
[[35mlola[0m][.] 72 AGEF EXCL 7/244 1/2000 DLCflexbar-PT-8a-CTLFireability-2024-11 1072 m, 214 m/sec, 91897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 161/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 5826896 m, 23141 m/sec, 25608818 t fired, .
[[35mlola[0m][.] 72 AGEF EXCL 12/244 1/2000 DLCflexbar-PT-8a-CTLFireability-2024-11 4080 m, 601 m/sec, 322831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 166/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 5957000 m, 26020 m/sec, 26200688 t fired, .
[[35mlola[0m][.] 72 AGEF EXCL 17/244 1/2000 DLCflexbar-PT-8a-CTLFireability-2024-11 7354 m, 654 m/sec, 557087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 82 (type EQUN) for 31 DLCflexbar-PT-8a-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 84 (type EQUN) for 31 DLCflexbar-PT-8a-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 1 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 177/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 6563244 m, 121248 m/sec, 28992267 t fired, .
[[35mlola[0m][.] 72 AGEF EXCL 28/244 1/2000 DLCflexbar-PT-8a-CTLFireability-2024-11 24923 m, 3513 m/sec, 1829403 t fired, .
[[35mlola[0m][.] 82 EF STEQ 4/3404 0/5 DLCflexbar-PT-8a-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.] 84 EF STEQ 4/3404 0/5 DLCflexbar-PT-8a-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 82 (type EQUN) for DLCflexbar-PT-8a-CTLFireability-2024-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 84 (type EQUN) for DLCflexbar-PT-8a-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 1 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 183/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 7363708 m, 160092 m/sec, 32691780 t fired, .
[[35mlola[0m][.] 72 AGEF EXCL 34/244 1/2000 DLCflexbar-PT-8a-CTLFireability-2024-11 52213 m, 5458 m/sec, 3795410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 190/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 8300809 m, 187420 m/sec, 37036172 t fired, .
[[35mlola[0m][.] 72 AGEF EXCL 41/244 1/2000 DLCflexbar-PT-8a-CTLFireability-2024-11 70989 m, 3755 m/sec, 5144108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 195/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 9369161 m, 213670 m/sec, 41946625 t fired, .
[[35mlola[0m][.] 72 AGEF EXCL 46/244 1/2000 DLCflexbar-PT-8a-CTLFireability-2024-11 97310 m, 5264 m/sec, 7036543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-00: EF true state equation[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-8a-CTLFireability-2024-08: EF true state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-8a-CTLFireability-2023-14: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-03: DISJ 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-06: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2024-11: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-8a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 CTL SRCH 200/3577 1/5 DLCflexbar-PT-8a-CTLFireability-2024-03 10410046 m, 208177 m/sec, 46828991 t fired, .
[[35mlola[0m][.] 72 AGEF EXCL 51/244 1/2000 DLCflexbar-PT-8a-CTLFireability-2024-11 122496 m, 5037 m/sec, 8856395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-8a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-8a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276400098"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-8a.tgz
mv DLCflexbar-PT-8a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;