MCC'2024- Execution of r115-smll-171624276300078

About the Execution of LoLA for DLCflexbar-PT-6b

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
13074.308	1073594.00	1599882.00	3372.90	FFTTTTFTTTFFFTTF	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276300078.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCflexbar-PT-6b, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276300078
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 11M
-rw-r--r-- 1 mcc users 6.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K May 19 07:08 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K May 19 15:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 19 07:15 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:10 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 13:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 104K Apr 12 13:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 13:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Apr 12 13:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 9.6M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-6b-ReachabilityCardinality-2024-00
FORMULA_NAME DLCflexbar-PT-6b-ReachabilityCardinality-2024-01
FORMULA_NAME DLCflexbar-PT-6b-ReachabilityCardinality-2024-02
FORMULA_NAME DLCflexbar-PT-6b-ReachabilityCardinality-2024-03
FORMULA_NAME DLCflexbar-PT-6b-ReachabilityCardinality-2024-04
FORMULA_NAME DLCflexbar-PT-6b-ReachabilityCardinality-2024-05
FORMULA_NAME DLCflexbar-PT-6b-ReachabilityCardinality-2024-06
FORMULA_NAME DLCflexbar-PT-6b-ReachabilityCardinality-2024-07
FORMULA_NAME DLCflexbar-PT-6b-ReachabilityCardinality-2024-08
FORMULA_NAME DLCflexbar-PT-6b-ReachabilityCardinality-2024-09
FORMULA_NAME DLCflexbar-PT-6b-ReachabilityCardinality-2024-10
FORMULA_NAME DLCflexbar-PT-6b-ReachabilityCardinality-2024-11
FORMULA_NAME DLCflexbar-PT-6b-ReachabilityCardinality-2024-12
FORMULA_NAME DLCflexbar-PT-6b-ReachabilityCardinality-2024-13
FORMULA_NAME DLCflexbar-PT-6b-ReachabilityCardinality-2024-14
FORMULA_NAME DLCflexbar-PT-6b-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1717032983525

FORMULA DLCflexbar-PT-6b-ReachabilityCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-6b-ReachabilityCardinality-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-6b-ReachabilityCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-6b-ReachabilityCardinality-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-6b-ReachabilityCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-6b-ReachabilityCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-6b-ReachabilityCardinality-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-6b-ReachabilityCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-6b-ReachabilityCardinality-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-6b-ReachabilityCardinality-2024-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-6b-ReachabilityCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-6b-ReachabilityCardinality-2024-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-6b-ReachabilityCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-6b-ReachabilityCardinality-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-6b-ReachabilityCardinality-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-6b-ReachabilityCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mDLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG false findpath[0m
[[35mlola[0m] [1m[31mDLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG false findpath[0m
[[35mlola[0m] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF true findpath[0m
[[35mlola[0m] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF true findpath[0m
[[35mlola[0m] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF true findpath[0m
[[35mlola[0m] [1m[31mDLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG false state space[0m
[[35mlola[0m] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF true state space[0m
[[35mlola[0m] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF true findpath[0m
[[35mlola[0m] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF true findpath[0m
[[35mlola[0m] [1m[31mDLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG false findpath[0m
[[35mlola[0m] [1m[31mDLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG false findpath[0m
[[35mlola[0m] [1m[31mDLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mDLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG false findpath[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 1073 secs. Pages in use: 2

BK_STOP 1717034057119

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mReachabilityCardinality.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 DLCflexbar-PT-6b-ReachabilityCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 39 DLCflexbar-PT-6b-ReachabilityCardinality-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type CNST) for 42 DLCflexbar-PT-6b-ReachabilityCardinality-2024-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 43 (type CNST) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 9 DLCflexbar-PT-6b-ReachabilityCardinality-2024-03
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 49 (type FNDP) for 9 DLCflexbar-PT-6b-ReachabilityCardinality-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 50 (type EQUN) for 9 DLCflexbar-PT-6b-ReachabilityCardinality-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 53 (type FNDP) for 30 DLCflexbar-PT-6b-ReachabilityCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type FNDP) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 75 (type FNDP) for 6 DLCflexbar-PT-6b-ReachabilityCardinality-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 75 (type FNDP) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 91 (type FNDP) for 27 DLCflexbar-PT-6b-ReachabilityCardinality-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 49 (type FNDP) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 50 (type EQUN) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-03 (obsolete)
[[35mlola[0m][W] CANCELED task # 51 (type EXCL) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-03 (obsolete)
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 21 DLCflexbar-PT-6b-ReachabilityCardinality-2024-07
[[35mlola[0m][I] time limit : 253 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 84 (type FNDP) for 15 DLCflexbar-PT-6b-ReachabilityCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 85 (type EQUN) for 15 DLCflexbar-PT-6b-ReachabilityCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 84 (type FNDP) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 85 (type EQUN) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 81 (type FNDP) for 36 DLCflexbar-PT-6b-ReachabilityCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 82 (type EQUN) for 36 DLCflexbar-PT-6b-ReachabilityCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 77 (type EXCL) for 18 DLCflexbar-PT-6b-ReachabilityCardinality-2024-06
[[35mlola[0m][I] time limit : 316 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 91 (type FNDP) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 59 (type FNDP) for 3 DLCflexbar-PT-6b-ReachabilityCardinality-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 81 (type FNDP) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 82 (type EQUN) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 63 (type FNDP) for 45 DLCflexbar-PT-6b-ReachabilityCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 45 DLCflexbar-PT-6b-ReachabilityCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type FNDP) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 88 (type FNDP) for 0 DLCflexbar-PT-6b-ReachabilityCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type FNDP) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-15 (obsolete)
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 33 DLCflexbar-PT-6b-ReachabilityCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 33 DLCflexbar-PT-6b-ReachabilityCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6b-ReachabilityCardinality-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-03: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-07: EF true state space[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-09: EF true findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6b-ReachabilityCardinality-2024-10: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6b-ReachabilityCardinality-2024-12: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-ReachabilityCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6b-ReachabilityCardinality-2024-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-06: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-08: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-ReachabilityCardinality-2024-11: AG 0 1 2 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 69 EF FNDP 1/843 0/5 DLCflexbar-PT-6b-ReachabilityCardinality-2024-11 --
[[35mlola[0m][.] 70 EF STEQ 1/843 0/5 DLCflexbar-PT-6b-ReachabilityCardinality-2024-11 sara not yet started (preprocessing).
[[35mlola[0m][.] 77 EF EXCL 2/632 1/2000 DLCflexbar-PT-6b-ReachabilityCardinality-2024-06 --
[[35mlola[0m][.] 88 EF FNDP 1/1264 0/5 DLCflexbar-PT-6b-ReachabilityCardinality-2024-00 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 77 (type EXCL) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 24 DLCflexbar-PT-6b-ReachabilityCardinality-2024-08
[[35mlola[0m][I] time limit : 842 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-11 (obsolete)
[[35mlola[0m][I] LAUNCH task # 89 (type EQUN) for 0 DLCflexbar-PT-6b-ReachabilityCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type FNDP) for 24 DLCflexbar-PT-6b-ReachabilityCardinality-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 88 (type FNDP) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 89 (type EQUN) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 24 DLCflexbar-PT-6b-ReachabilityCardinality-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type FNDP) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 73 (type EQUN) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 74 (type EXCL) for DLCflexbar-PT-6b-ReachabilityCardinality-2024-08 (obsolete)
[[35mlola[0m][I] Portfolio finished: no open formulas

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-6b"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-6b, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276300078"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-6b.tgz
mv DLCflexbar-PT-6b execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;