About the Execution of LoLA for DLCflexbar-PT-6b
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16146.207 | 1119118.00 | 3061124.00 | 1613.20 | ?T?????T???????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276300074.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCflexbar-PT-6b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276300074
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 11M
-rw-r--r-- 1 mcc users 6.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K May 19 07:08 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K May 19 15:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 19 07:15 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:10 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 13:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 104K Apr 12 13:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 13:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Apr 12 13:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 9.6M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-2024-00
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-2024-01
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-2024-02
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-2024-03
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-2024-04
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-2024-05
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-2024-06
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-2024-07
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-2024-08
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-2024-09
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-2024-10
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-2024-11
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-2023-12
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-2023-13
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-2023-14
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717028233877
FORMULA DLCflexbar-PT-6b-CTLFireability-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-6b-CTLFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717029352995
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 18 DLCflexbar-PT-6b-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 161 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EQUN) for 31 DLCflexbar-PT-6b-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EQUN) for 31 DLCflexbar-PT-6b-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 60 (type FNDP) for 25 DLCflexbar-PT-6b-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-07: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 1/170 1/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 237 m, 47 m/sec, 1012 t fired, .
[[35mlola[0m][.] 57 EF STEQ 1/1449 0/5 DLCflexbar-PT-6b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.] 59 EF STEQ 1/2898 0/5 DLCflexbar-PT-6b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.] 60 EF FNDP 1/2898 0/5 DLCflexbar-PT-6b-CTLFireability-2024-07 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 60 (type FNDP) for DLCflexbar-PT-6b-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 6
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 6/181 1/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 1827 m, 318 m/sec, 9990 t fired, .
[[35mlola[0m][.] 57 EF STEQ 6/2898 0/5 DLCflexbar-PT-6b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.] 59 EF STEQ 6/2898 0/5 DLCflexbar-PT-6b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 11/181 1/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 4332 m, 501 m/sec, 25953 t fired, .
[[35mlola[0m][.] 57 EF STEQ 11/2898 0/5 DLCflexbar-PT-6b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.] 59 EF STEQ 11/2898 0/5 DLCflexbar-PT-6b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 16/181 1/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 7143 m, 562 m/sec, 43807 t fired, .
[[35mlola[0m][.] 57 EF STEQ 16/2898 0/5 DLCflexbar-PT-6b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.] 59 EF STEQ 16/2898 0/5 DLCflexbar-PT-6b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 21/181 1/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 11216 m, 814 m/sec, 69566 t fired, .
[[35mlola[0m][.] 57 EF STEQ 21/2898 0/5 DLCflexbar-PT-6b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.] 59 EF STEQ 21/2898 0/5 DLCflexbar-PT-6b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 63 (type FNDP) for 3 DLCflexbar-PT-6b-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type FNDP) for DLCflexbar-PT-6b-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 2 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 26/193 1/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 15375 m, 831 m/sec, 96007 t fired, .
[[35mlola[0m][.] 57 EF STEQ 26/2898 0/5 DLCflexbar-PT-6b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.] 59 EF STEQ 26/2898 0/5 DLCflexbar-PT-6b-CTLFireability-2024-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 59 (type EQUN) for DLCflexbar-PT-6b-CTLFireability-2024-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 57 (type EQUN) for DLCflexbar-PT-6b-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 31/193 1/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 21332 m, 1191 m/sec, 133640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 36/193 1/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 28307 m, 1395 m/sec, 177671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 41/193 1/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 35252 m, 1389 m/sec, 221693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 46/193 2/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 41955 m, 1340 m/sec, 263925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 51/193 2/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 48498 m, 1308 m/sec, 305662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 56/193 2/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 55955 m, 1491 m/sec, 352810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 61/193 2/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 62738 m, 1356 m/sec, 395835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 66/193 2/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 70236 m, 1499 m/sec, 442983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 71/193 2/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 77636 m, 1480 m/sec, 489852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 76/193 3/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 83493 m, 1171 m/sec, 527025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 81/193 3/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 89092 m, 1119 m/sec, 562519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 86/193 3/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 93984 m, 978 m/sec, 593432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 91/193 3/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 99116 m, 1026 m/sec, 626417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 96/193 3/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 105900 m, 1356 m/sec, 669688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 101/193 3/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 112224 m, 1264 m/sec, 709709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 106/193 3/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 118410 m, 1237 m/sec, 748730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 111/193 4/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 124699 m, 1257 m/sec, 788440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 116/193 4/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 129327 m, 925 m/sec, 817823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 121/193 4/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 134665 m, 1067 m/sec, 851810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 126/193 4/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 139127 m, 892 m/sec, 879842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 131/193 4/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 145302 m, 1235 m/sec, 919143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 136/193 4/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 150244 m, 988 m/sec, 950152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 141/193 4/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 155377 m, 1026 m/sec, 982536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 146/193 4/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 160209 m, 966 m/sec, 1013431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 151/193 5/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 165661 m, 1090 m/sec, 1047658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 156/193 5/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 169833 m, 834 m/sec, 1074242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 161/193 5/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 177016 m, 1436 m/sec, 1119690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 166/193 5/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 183355 m, 1267 m/sec, 1159931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 171/193 5/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 188344 m, 997 m/sec, 1191506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 176/193 5/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 194972 m, 1325 m/sec, 1233639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 181/193 5/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 199639 m, 933 m/sec, 1263482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 186/193 6/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 207416 m, 1555 m/sec, 1312393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 191/193 6/2000 DLCflexbar-PT-6b-CTLFireability-2024-06 215074 m, 1531 m/sec, 1360888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 23 (type EXCL) for DLCflexbar-PT-6b-CTLFireability-2024-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 31 DLCflexbar-PT-6b-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 193 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 18 DLCflexbar-PT-6b-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 2702 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 4/2702 1/5 DLCflexbar-PT-6b-CTLFireability-2024-06 5034 m, -42008 m/sec, 30311 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 5/193 1/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 2596 m, 519 m/sec, 7074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 9/2702 1/5 DLCflexbar-PT-6b-CTLFireability-2024-06 8012 m, 595 m/sec, 49289 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 10/180 1/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 8963 m, 1273 m/sec, 28409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 14/2702 1/5 DLCflexbar-PT-6b-CTLFireability-2024-06 11491 m, 695 m/sec, 71276 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 15/180 1/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 15312 m, 1269 m/sec, 49676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 19/2702 1/5 DLCflexbar-PT-6b-CTLFireability-2024-06 15700 m, 841 m/sec, 98014 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 20/180 1/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 20561 m, 1049 m/sec, 67025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 24/2702 1/5 DLCflexbar-PT-6b-CTLFireability-2024-06 19376 m, 735 m/sec, 121192 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 25/180 1/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 26950 m, 1277 m/sec, 88375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 29/2702 1/5 DLCflexbar-PT-6b-CTLFireability-2024-06 22321 m, 589 m/sec, 140020 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 30/180 1/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 31997 m, 1009 m/sec, 105164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 34/2702 1/5 DLCflexbar-PT-6b-CTLFireability-2024-06 25762 m, 688 m/sec, 161669 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 35/180 1/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 36752 m, 951 m/sec, 121134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 39/2702 1/5 DLCflexbar-PT-6b-CTLFireability-2024-06 29985 m, 844 m/sec, 188276 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 40/180 2/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 43782 m, 1406 m/sec, 144304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 44/2702 1/5 DLCflexbar-PT-6b-CTLFireability-2024-06 34393 m, 881 m/sec, 216259 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 45/180 2/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 50753 m, 1394 m/sec, 167622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 49/2702 1/5 DLCflexbar-PT-6b-CTLFireability-2024-06 38738 m, 869 m/sec, 243995 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 50/180 2/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 58865 m, 1622 m/sec, 194586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 54/2702 2/5 DLCflexbar-PT-6b-CTLFireability-2024-06 42799 m, 812 m/sec, 269347 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 55/180 2/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 66016 m, 1430 m/sec, 218118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 59/2702 2/5 DLCflexbar-PT-6b-CTLFireability-2024-06 47090 m, 858 m/sec, 296777 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 60/180 2/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 73484 m, 1493 m/sec, 243169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 64/2702 2/5 DLCflexbar-PT-6b-CTLFireability-2024-06 51970 m, 976 m/sec, 327510 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 65/180 2/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 82151 m, 1733 m/sec, 271900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 69/2702 2/5 DLCflexbar-PT-6b-CTLFireability-2024-06 56672 m, 940 m/sec, 357249 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 70/180 3/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 89753 m, 1520 m/sec, 297462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 74/2702 2/5 DLCflexbar-PT-6b-CTLFireability-2024-06 60474 m, 760 m/sec, 381570 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 75/180 3/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 96755 m, 1400 m/sec, 320851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 79/2702 2/5 DLCflexbar-PT-6b-CTLFireability-2024-06 65369 m, 979 m/sec, 412242 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 80/180 3/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 104855 m, 1620 m/sec, 348552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 84/2702 2/5 DLCflexbar-PT-6b-CTLFireability-2024-06 70154 m, 957 m/sec, 442492 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 85/180 3/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 112785 m, 1586 m/sec, 374787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 89/2702 2/5 DLCflexbar-PT-6b-CTLFireability-2024-06 74688 m, 906 m/sec, 471367 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 90/180 3/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 121123 m, 1667 m/sec, 402609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 94/2702 2/5 DLCflexbar-PT-6b-CTLFireability-2024-06 79414 m, 945 m/sec, 501092 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 95/180 4/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 129832 m, 1741 m/sec, 431550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 99/2702 3/5 DLCflexbar-PT-6b-CTLFireability-2024-06 84388 m, 994 m/sec, 532706 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 100/180 4/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 138494 m, 1732 m/sec, 460329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 104/2702 3/5 DLCflexbar-PT-6b-CTLFireability-2024-06 89430 m, 1008 m/sec, 564667 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 105/180 4/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 146290 m, 1559 m/sec, 486644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 109/2702 3/5 DLCflexbar-PT-6b-CTLFireability-2024-06 94108 m, 935 m/sec, 594222 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 110/180 4/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 154502 m, 1642 m/sec, 513627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 114/2702 3/5 DLCflexbar-PT-6b-CTLFireability-2024-06 99322 m, 1042 m/sec, 627704 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 115/180 4/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 163262 m, 1752 m/sec, 542760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 119/2702 3/5 DLCflexbar-PT-6b-CTLFireability-2024-06 104368 m, 1009 m/sec, 659930 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 120/180 5/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 172913 m, 1930 m/sec, 575069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 124/2702 3/5 DLCflexbar-PT-6b-CTLFireability-2024-06 109432 m, 1012 m/sec, 692175 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 125/180 5/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 182100 m, 1837 m/sec, 605660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 129/2702 3/5 DLCflexbar-PT-6b-CTLFireability-2024-06 114985 m, 1110 m/sec, 727172 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 130/180 5/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 190538 m, 1687 m/sec, 633679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 134/2702 3/5 DLCflexbar-PT-6b-CTLFireability-2024-06 119533 m, 909 m/sec, 755760 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 135/180 5/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 199803 m, 1853 m/sec, 665122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 139/2702 4/5 DLCflexbar-PT-6b-CTLFireability-2024-06 124320 m, 957 m/sec, 786084 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 140/180 5/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 208110 m, 1661 m/sec, 692463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 144/2702 4/5 DLCflexbar-PT-6b-CTLFireability-2024-06 129020 m, 940 m/sec, 815869 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 145/180 6/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 215909 m, 1559 m/sec, 718361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 149/2702 4/5 DLCflexbar-PT-6b-CTLFireability-2024-06 134805 m, 1157 m/sec, 852668 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 150/180 6/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 224668 m, 1751 m/sec, 747726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 154/2702 4/5 DLCflexbar-PT-6b-CTLFireability-2024-06 139486 m, 936 m/sec, 882151 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 155/180 6/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 233629 m, 1792 m/sec, 777438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 159/2702 4/5 DLCflexbar-PT-6b-CTLFireability-2024-06 144180 m, 938 m/sec, 911856 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 160/180 6/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 241740 m, 1622 m/sec, 804749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 164/2702 4/5 DLCflexbar-PT-6b-CTLFireability-2024-06 149584 m, 1080 m/sec, 946076 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 165/180 6/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 251788 m, 2009 m/sec, 837921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 169/2702 4/5 DLCflexbar-PT-6b-CTLFireability-2024-06 154364 m, 956 m/sec, 976242 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 170/180 7/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 260693 m, 1781 m/sec, 867222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 174/2702 4/5 DLCflexbar-PT-6b-CTLFireability-2024-06 158818 m, 890 m/sec, 1004592 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 175/180 7/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 269741 m, 1809 m/sec, 897119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 179/2702 5/5 DLCflexbar-PT-6b-CTLFireability-2024-06 164550 m, 1146 m/sec, 1040553 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 180/180 7/2000 DLCflexbar-PT-6b-CTLFireability-2024-09 279726 m, 1997 m/sec, 930317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 53 (type EXCL) for DLCflexbar-PT-6b-CTLFireability-2024-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 0 0 3 1 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 184/2702 5/5 DLCflexbar-PT-6b-CTLFireability-2024-06 170047 m, 1099 m/sec, 1075593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 31 DLCflexbar-PT-6b-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 2517 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 189/192 5/5 DLCflexbar-PT-6b-CTLFireability-2024-06 176626 m, 1315 m/sec, 1117247 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 5/2517 1/5 DLCflexbar-PT-6b-CTLFireability-2024-09 10232 m, -53898 m/sec, 32602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 23 (type EXCL) for DLCflexbar-PT-6b-CTLFireability-2024-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 AGEF EXCL 10/167 1/5 DLCflexbar-PT-6b-CTLFireability-2024-09 20692 m, 2092 m/sec, 67436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 18 DLCflexbar-PT-6b-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 2507 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 4/2507 1/5 DLCflexbar-PT-6b-CTLFireability-2024-06 3557 m, -34613 m/sec, 20996 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 15/179 1/5 DLCflexbar-PT-6b-CTLFireability-2024-09 28923 m, 1646 m/sec, 94735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 9/2507 1/5 DLCflexbar-PT-6b-CTLFireability-2024-06 8076 m, 903 m/sec, 49713 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 20/167 1/5 DLCflexbar-PT-6b-CTLFireability-2024-09 36820 m, 1579 m/sec, 121356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 14/2507 1/5 DLCflexbar-PT-6b-CTLFireability-2024-06 13096 m, 1004 m/sec, 81648 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 25/167 2/5 DLCflexbar-PT-6b-CTLFireability-2024-09 45344 m, 1704 m/sec, 149629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 19/2507 1/5 DLCflexbar-PT-6b-CTLFireability-2024-06 18386 m, 1058 m/sec, 114745 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 30/167 2/5 DLCflexbar-PT-6b-CTLFireability-2024-09 53489 m, 1629 m/sec, 176639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-01: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6b-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-02: SP ACTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-06: DISJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-09: EFAG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6b-CTLFireability-2023-15: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 24/2507 1/5 DLCflexbar-PT-6b-CTLFireability-2024-06 23464 m, 1015 m/sec, 147232 t fired, .
[[35mlola[0m][.] 53 AGEF EXCL 35/167 2/5 DLCflexbar-PT-6b-CTLFireability-2024-09 60377 m, 1377 m/sec, 199846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-6b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-6b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276300074"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-6b.tgz
mv DLCflexbar-PT-6b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;