About the Execution of LoLA for DLCflexbar-PT-6a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16180.312 | 500782.00 | 577196.00 | 2192.40 | ????F??F???F???? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276300068.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCflexbar-PT-6a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276300068
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.7M
-rw-r--r-- 1 mcc users 7.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Apr 22 14:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 13 02:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 134K Apr 13 02:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 22:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 91K Apr 12 22:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 4.2M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-6a-LTLFireability-00
FORMULA_NAME DLCflexbar-PT-6a-LTLFireability-01
FORMULA_NAME DLCflexbar-PT-6a-LTLFireability-02
FORMULA_NAME DLCflexbar-PT-6a-LTLFireability-03
FORMULA_NAME DLCflexbar-PT-6a-LTLFireability-04
FORMULA_NAME DLCflexbar-PT-6a-LTLFireability-05
FORMULA_NAME DLCflexbar-PT-6a-LTLFireability-06
FORMULA_NAME DLCflexbar-PT-6a-LTLFireability-07
FORMULA_NAME DLCflexbar-PT-6a-LTLFireability-08
FORMULA_NAME DLCflexbar-PT-6a-LTLFireability-09
FORMULA_NAME DLCflexbar-PT-6a-LTLFireability-10
FORMULA_NAME DLCflexbar-PT-6a-LTLFireability-11
FORMULA_NAME DLCflexbar-PT-6a-LTLFireability-12
FORMULA_NAME DLCflexbar-PT-6a-LTLFireability-13
FORMULA_NAME DLCflexbar-PT-6a-LTLFireability-14
FORMULA_NAME DLCflexbar-PT-6a-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717027718452
FORMULA DLCflexbar-PT-6a-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-6a-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-6a-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717028219234
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 76 (type SKEL/SRCH) for 6 DLCflexbar-PT-6a-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 76 (type SKEL/SRCH) for DLCflexbar-PT-6a-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 56 (type CNST) for 53 DLCflexbar-PT-6a-LTLFireability-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 56 (type CNST) for DLCflexbar-PT-6a-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 77 (type SKEL/SRCH) for 13 DLCflexbar-PT-6a-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 77 (type SKEL/SRCH) for DLCflexbar-PT-6a-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-05-30 00:08:42] [status_logger] string pointer is null
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 78 (type SKEL/SRCH) for 31 DLCflexbar-PT-6a-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type SKEL/SRCH) for DLCflexbar-PT-6a-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 99
[[35mlola[0m][I] fired transitions : 99
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 81 (type SKEL/FNDP) for 37 DLCflexbar-PT-6a-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 82 (type SKEL/EQUN) for 37 DLCflexbar-PT-6a-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 83 (type SKEL/SRCH) for 37 DLCflexbar-PT-6a-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 83 (type SKEL/SRCH) for DLCflexbar-PT-6a-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 81 (type FNDP) for DLCflexbar-PT-6a-LTLFireability-07 (obsolete)
[[35mlola[0m][W] CANCELED task # 82 (type EQUN) for DLCflexbar-PT-6a-LTLFireability-07 (obsolete)
[[35mlola[0m][I] FINISHED task # 81 (type SKEL/FNDP) for DLCflexbar-PT-6a-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 82 (type SKEL/EQUN) for DLCflexbar-PT-6a-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 37 DLCflexbar-PT-6a-LTLFireability-07
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for DLCflexbar-PT-6a-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0002 ***] [2024-05-30 00:08:56] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 87 (type EXCL) for 20 DLCflexbar-PT-6a-LTLFireability-04
[[35mlola[0m][I] time limit : 188 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 85 (type FNDP) for 20 DLCflexbar-PT-6a-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 86 (type EQUN) for 20 DLCflexbar-PT-6a-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 87 (type EXCL) for DLCflexbar-PT-6a-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 85 (type FNDP) for DLCflexbar-PT-6a-LTLFireability-04 (obsolete)
[[35mlola[0m][W] CANCELED task # 86 (type EQUN) for DLCflexbar-PT-6a-LTLFireability-04 (obsolete)
[[35mlola[0m][I] FINISHED task # 86 (type EQUN) for DLCflexbar-PT-6a-LTLFireability-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 85 (type FNDP) for DLCflexbar-PT-6a-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 13 DLCflexbar-PT-6a-LTLFireability-03
[[35mlola[0m][I] time limit : 223 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for DLCflexbar-PT-6a-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 89 (type EXCL) for 34 DLCflexbar-PT-6a-LTLFireability-06
[[35mlola[0m][I] time limit : 238 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 92 (type EQUN) for 34 DLCflexbar-PT-6a-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-06: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-12: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 89 EG EXCL 0/238 0/2000 DLCflexbar-PT-6a-LTLFireability-06 --
[[35mlola[0m][.] 92 EF STEQ 0/3574 0/5 DLCflexbar-PT-6a-LTLFireability-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 89 (type EXCL) for DLCflexbar-PT-6a-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 92 (type EQUN) for DLCflexbar-PT-6a-LTLFireability-06 (obsolete)
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 60 DLCflexbar-PT-6a-LTLFireability-12
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for DLCflexbar-PT-6a-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 DLCflexbar-PT-6a-LTLFireability-09
[[35mlola[0m][I] time limit : 297 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for DLCflexbar-PT-6a-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 92 (type EQUN) for DLCflexbar-PT-6a-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 9 (type EXCL) for 6 DLCflexbar-PT-6a-LTLFireability-02
[[35mlola[0m][I] time limit : 324 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 9 (type EXCL) for DLCflexbar-PT-6a-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 73 DLCflexbar-PT-6a-LTLFireability-15
[[35mlola[0m][I] time limit : 356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 1/356 1/2000 DLCflexbar-PT-6a-LTLFireability-15 4599 m, 919 m/sec, 195545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 6/356 1/2000 DLCflexbar-PT-6a-LTLFireability-15 44583 m, 7996 m/sec, 1987897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 11/356 1/2000 DLCflexbar-PT-6a-LTLFireability-15 83827 m, 7848 m/sec, 3762375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 16/356 2/2000 DLCflexbar-PT-6a-LTLFireability-15 123555 m, 7945 m/sec, 5528229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 21/356 2/2000 DLCflexbar-PT-6a-LTLFireability-15 162915 m, 7872 m/sec, 7283129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 26/356 2/2000 DLCflexbar-PT-6a-LTLFireability-15 201895 m, 7796 m/sec, 9026795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 31/356 2/2000 DLCflexbar-PT-6a-LTLFireability-15 240157 m, 7652 m/sec, 10759354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 36/356 3/2000 DLCflexbar-PT-6a-LTLFireability-15 278103 m, 7589 m/sec, 12500041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 41/356 3/2000 DLCflexbar-PT-6a-LTLFireability-15 316155 m, 7610 m/sec, 14217772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 46/356 3/2000 DLCflexbar-PT-6a-LTLFireability-15 354491 m, 7667 m/sec, 15939146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 51/356 4/2000 DLCflexbar-PT-6a-LTLFireability-15 392933 m, 7688 m/sec, 17663593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 56/356 4/2000 DLCflexbar-PT-6a-LTLFireability-15 430695 m, 7552 m/sec, 19373150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 61/356 4/2000 DLCflexbar-PT-6a-LTLFireability-15 469179 m, 7696 m/sec, 21113542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 66/356 5/2000 DLCflexbar-PT-6a-LTLFireability-15 507987 m, 7761 m/sec, 22859156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 71/356 5/2000 DLCflexbar-PT-6a-LTLFireability-15 546095 m, 7621 m/sec, 24614353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 76/356 5/2000 DLCflexbar-PT-6a-LTLFireability-15 584301 m, 7641 m/sec, 26347429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 81/356 6/2000 DLCflexbar-PT-6a-LTLFireability-15 622926 m, 7725 m/sec, 28082042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 86/356 6/2000 DLCflexbar-PT-6a-LTLFireability-15 660437 m, 7502 m/sec, 29798235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 91/356 6/2000 DLCflexbar-PT-6a-LTLFireability-15 697649 m, 7442 m/sec, 31474141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 96/356 6/2000 DLCflexbar-PT-6a-LTLFireability-15 733943 m, 7258 m/sec, 33108855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 101/356 7/2000 DLCflexbar-PT-6a-LTLFireability-15 770269 m, 7265 m/sec, 34742722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 106/356 7/2000 DLCflexbar-PT-6a-LTLFireability-15 807189 m, 7384 m/sec, 36405192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 111/356 7/2000 DLCflexbar-PT-6a-LTLFireability-15 845581 m, 7678 m/sec, 38126148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 116/356 8/2000 DLCflexbar-PT-6a-LTLFireability-15 882943 m, 7472 m/sec, 39804190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 121/356 8/2000 DLCflexbar-PT-6a-LTLFireability-15 921003 m, 7612 m/sec, 41530490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 126/356 8/2000 DLCflexbar-PT-6a-LTLFireability-15 960139 m, 7827 m/sec, 43289483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 131/356 8/2000 DLCflexbar-PT-6a-LTLFireability-15 998631 m, 7698 m/sec, 45025162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 136/356 9/2000 DLCflexbar-PT-6a-LTLFireability-15 1037599 m, 7793 m/sec, 46773964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 141/356 9/2000 DLCflexbar-PT-6a-LTLFireability-15 1076504 m, 7781 m/sec, 48523302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 146/356 9/2000 DLCflexbar-PT-6a-LTLFireability-15 1115337 m, 7766 m/sec, 50273638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 151/356 10/2000 DLCflexbar-PT-6a-LTLFireability-15 1154007 m, 7734 m/sec, 52006743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 156/356 10/2000 DLCflexbar-PT-6a-LTLFireability-15 1192877 m, 7774 m/sec, 53745356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 161/356 10/2000 DLCflexbar-PT-6a-LTLFireability-15 1231045 m, 7633 m/sec, 55490383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 166/356 11/2000 DLCflexbar-PT-6a-LTLFireability-15 1269401 m, 7671 m/sec, 57235722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 171/356 11/2000 DLCflexbar-PT-6a-LTLFireability-15 1307812 m, 7682 m/sec, 58959310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 176/356 11/2000 DLCflexbar-PT-6a-LTLFireability-15 1346154 m, 7668 m/sec, 60688442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 181/356 11/2000 DLCflexbar-PT-6a-LTLFireability-15 1384975 m, 7764 m/sec, 62429166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 186/356 12/2000 DLCflexbar-PT-6a-LTLFireability-15 1421674 m, 7339 m/sec, 64084142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 191/356 12/2000 DLCflexbar-PT-6a-LTLFireability-15 1460057 m, 7676 m/sec, 65826582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 196/356 12/2000 DLCflexbar-PT-6a-LTLFireability-15 1499149 m, 7818 m/sec, 67570245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 201/356 13/2000 DLCflexbar-PT-6a-LTLFireability-15 1537613 m, 7692 m/sec, 69319100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 206/356 13/2000 DLCflexbar-PT-6a-LTLFireability-15 1576408 m, 7759 m/sec, 71052274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 211/356 13/2000 DLCflexbar-PT-6a-LTLFireability-15 1614519 m, 7622 m/sec, 72771123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 216/356 14/2000 DLCflexbar-PT-6a-LTLFireability-15 1652941 m, 7684 m/sec, 74501450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 221/356 14/2000 DLCflexbar-PT-6a-LTLFireability-15 1691685 m, 7748 m/sec, 76235341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 226/356 14/2000 DLCflexbar-PT-6a-LTLFireability-15 1729743 m, 7611 m/sec, 77950017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 231/356 14/2000 DLCflexbar-PT-6a-LTLFireability-15 1768171 m, 7685 m/sec, 79675577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 236/356 15/2000 DLCflexbar-PT-6a-LTLFireability-15 1806421 m, 7650 m/sec, 81407297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 241/356 15/2000 DLCflexbar-PT-6a-LTLFireability-15 1844899 m, 7695 m/sec, 83138814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 246/356 15/2000 DLCflexbar-PT-6a-LTLFireability-15 1882707 m, 7561 m/sec, 84855156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 251/356 16/2000 DLCflexbar-PT-6a-LTLFireability-15 1920931 m, 7644 m/sec, 86559213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 256/356 16/2000 DLCflexbar-PT-6a-LTLFireability-15 1958654 m, 7544 m/sec, 88260070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 261/356 16/2000 DLCflexbar-PT-6a-LTLFireability-15 1996593 m, 7587 m/sec, 89964566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 266/356 17/2000 DLCflexbar-PT-6a-LTLFireability-15 2034421 m, 7565 m/sec, 91661215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 271/356 17/2000 DLCflexbar-PT-6a-LTLFireability-15 2072894 m, 7694 m/sec, 93383492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 276/356 17/2000 DLCflexbar-PT-6a-LTLFireability-15 2110953 m, 7611 m/sec, 95102094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 281/356 17/2000 DLCflexbar-PT-6a-LTLFireability-15 2149157 m, 7640 m/sec, 96836453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 286/356 18/2000 DLCflexbar-PT-6a-LTLFireability-15 2187647 m, 7698 m/sec, 98590320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 291/356 18/2000 DLCflexbar-PT-6a-LTLFireability-15 2226359 m, 7742 m/sec, 100353874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 296/356 18/2000 DLCflexbar-PT-6a-LTLFireability-15 2265163 m, 7760 m/sec, 102092400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 301/356 19/2000 DLCflexbar-PT-6a-LTLFireability-15 2303727 m, 7712 m/sec, 103814852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 306/356 19/2000 DLCflexbar-PT-6a-LTLFireability-15 2341911 m, 7636 m/sec, 105544806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 311/356 19/2000 DLCflexbar-PT-6a-LTLFireability-15 2380119 m, 7641 m/sec, 107266551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 316/356 20/2000 DLCflexbar-PT-6a-LTLFireability-15 2418337 m, 7643 m/sec, 108989530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 321/356 20/2000 DLCflexbar-PT-6a-LTLFireability-15 2456142 m, 7561 m/sec, 110711958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 326/356 20/2000 DLCflexbar-PT-6a-LTLFireability-15 2494173 m, 7606 m/sec, 112421298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 331/356 20/2000 DLCflexbar-PT-6a-LTLFireability-15 2532188 m, 7603 m/sec, 114129644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 336/356 21/2000 DLCflexbar-PT-6a-LTLFireability-15 2570049 m, 7572 m/sec, 115850900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 341/356 21/2000 DLCflexbar-PT-6a-LTLFireability-15 2608868 m, 7763 m/sec, 117590872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 346/356 21/2000 DLCflexbar-PT-6a-LTLFireability-15 2647115 m, 7649 m/sec, 119307364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 351/356 22/2000 DLCflexbar-PT-6a-LTLFireability-15 2685460 m, 7669 m/sec, 121028082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 356/356 22/2000 DLCflexbar-PT-6a-LTLFireability-15 2723425 m, 7593 m/sec, 122765457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 74 (type EXCL) for DLCflexbar-PT-6a-LTLFireability-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 70 DLCflexbar-PT-6a-LTLFireability-14
[[35mlola[0m][I] time limit : 356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 73 DLCflexbar-PT-6a-LTLFireability-15
[[35mlola[0m][I] time limit : 3204 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type EXCL) for DLCflexbar-PT-6a-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 47
[[35mlola[0m][I] fired transitions : 1371
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 5/356 1/5 DLCflexbar-PT-6a-LTLFireability-15 40765 m, -536532 m/sec, 1813787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 10/356 1/5 DLCflexbar-PT-6a-LTLFireability-15 80193 m, 7885 m/sec, 3600311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 15/356 1/5 DLCflexbar-PT-6a-LTLFireability-15 120377 m, 8036 m/sec, 5385826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 20/356 2/5 DLCflexbar-PT-6a-LTLFireability-15 160233 m, 7971 m/sec, 7161521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 25/356 2/5 DLCflexbar-PT-6a-LTLFireability-15 199875 m, 7928 m/sec, 8937622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 30/356 2/5 DLCflexbar-PT-6a-LTLFireability-15 238895 m, 7804 m/sec, 10701966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 35/356 3/5 DLCflexbar-PT-6a-LTLFireability-15 277593 m, 7739 m/sec, 12476861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 40/356 3/5 DLCflexbar-PT-6a-LTLFireability-15 316803 m, 7842 m/sec, 14247167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 45/356 3/5 DLCflexbar-PT-6a-LTLFireability-15 356015 m, 7842 m/sec, 16006031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 50/356 4/5 DLCflexbar-PT-6a-LTLFireability-15 395549 m, 7906 m/sec, 17780071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 55/356 4/5 DLCflexbar-PT-6a-LTLFireability-15 434664 m, 7823 m/sec, 19550154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 60/356 4/5 DLCflexbar-PT-6a-LTLFireability-15 473625 m, 7792 m/sec, 21317032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 65/356 5/5 DLCflexbar-PT-6a-LTLFireability-15 512477 m, 7770 m/sec, 23066438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 70/356 5/5 DLCflexbar-PT-6a-LTLFireability-15 551149 m, 7734 m/sec, 24839663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 74 LTL EXCL 75/356 5/5 DLCflexbar-PT-6a-LTLFireability-15 589857 m, 7741 m/sec, 26595566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 74 (type EXCL) for DLCflexbar-PT-6a-LTLFireability-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 67 DLCflexbar-PT-6a-LTLFireability-13
[[35mlola[0m][I] time limit : 390 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 68 (type EXCL) for DLCflexbar-PT-6a-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 DLCflexbar-PT-6a-LTLFireability-10
[[35mlola[0m][I] time limit : 446 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for DLCflexbar-PT-6a-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 DLCflexbar-PT-6a-LTLFireability-08
[[35mlola[0m][I] time limit : 520 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for DLCflexbar-PT-6a-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 DLCflexbar-PT-6a-LTLFireability-05
[[35mlola[0m][I] time limit : 624 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for DLCflexbar-PT-6a-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 13 DLCflexbar-PT-6a-LTLFireability-03
[[35mlola[0m][I] time limit : 781 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for DLCflexbar-PT-6a-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 109
[[35mlola[0m][I] fired transitions : 4087
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 6 DLCflexbar-PT-6a-LTLFireability-02
[[35mlola[0m][I] time limit : 1041 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6a-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 5/1041 1/2000 DLCflexbar-PT-6a-LTLFireability-02 63774 m, 12754 m/sec, 1212290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6a-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 10/1041 2/2000 DLCflexbar-PT-6a-LTLFireability-02 132837 m, 13812 m/sec, 2530912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6a-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 15/1041 2/2000 DLCflexbar-PT-6a-LTLFireability-02 202386 m, 13909 m/sec, 3849487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-06: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-6a-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-6a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-02: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-6a-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 20/1041 3/2000 DLCflexbar-PT-6a-LTLFireability-02 270971 m, 13717 m/sec, 5156480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-6a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-6a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276300068"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-6a.tgz
mv DLCflexbar-PT-6a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;