About the Execution of LoLA for DLCflexbar-PT-5a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16209.584 | 1734167.00 | 1599847.00 | 6891.40 | ??F?F??F???????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276300052.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCflexbar-PT-5a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276300052
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.2M
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 22 14:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 22 14:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 22 14:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Apr 22 14:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 17:57 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 105K Apr 12 17:57 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 16:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 94K Apr 12 16:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 2.8M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-00
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-01
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-02
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-03
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-04
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-05
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-06
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-07
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-08
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-09
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-10
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-11
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-12
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-13
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-14
FORMULA_NAME DLCflexbar-PT-5a-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717020687242
FORMULA DLCflexbar-PT-5a-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-5a-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-5a-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717022421409
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 70 (type SKEL/FNDP) for 20 DLCflexbar-PT-5a-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/EQUN) for 20 DLCflexbar-PT-5a-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/SRCH) for 20 DLCflexbar-PT-5a-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type SKEL/FNDP) for DLCflexbar-PT-5a-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 71 (type EQUN) for DLCflexbar-PT-5a-LTLFireability-04 (obsolete)
[[35mlola[0m][W] CANCELED task # 72 (type SRCH) for DLCflexbar-PT-5a-LTLFireability-04 (obsolete)
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/EQUN) for DLCflexbar-PT-5a-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 75 (type SKEL/FNDP) for 33 DLCflexbar-PT-5a-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 76 (type SKEL/EQUN) for 33 DLCflexbar-PT-5a-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 77 (type SKEL/SRCH) for 33 DLCflexbar-PT-5a-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 77 (type SKEL/SRCH) for DLCflexbar-PT-5a-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 75 (type FNDP) for DLCflexbar-PT-5a-LTLFireability-07 (obsolete)
[[35mlola[0m][W] CANCELED task # 76 (type EQUN) for DLCflexbar-PT-5a-LTLFireability-07 (obsolete)
[[35mlola[0m][I] FINISHED task # 75 (type SKEL/FNDP) for DLCflexbar-PT-5a-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 76 (type SKEL/EQUN) for DLCflexbar-PT-5a-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 78 (type SKEL/SRCH) for 55 DLCflexbar-PT-5a-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-02: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 LTL SRCH 2/3596 1/5 DLCflexbar-PT-5a-LTLFireability-13 59873 m, 11974 m/sec, 348589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 82 (type EXCL) for 6 DLCflexbar-PT-5a-LTLFireability-02
[[35mlola[0m][I] time limit : 170 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 80 (type FNDP) for 6 DLCflexbar-PT-5a-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 81 (type EQUN) for 6 DLCflexbar-PT-5a-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 82 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 80 (type FNDP) for DLCflexbar-PT-5a-LTLFireability-02 (obsolete)
[[35mlola[0m][W] CANCELED task # 81 (type EQUN) for DLCflexbar-PT-5a-LTLFireability-02 (obsolete)
[[35mlola[0m][I] FINISHED task # 80 (type FNDP) for DLCflexbar-PT-5a-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 81 (type EQUN) for DLCflexbar-PT-5a-LTLFireability-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 86 (type EXCL) for 20 DLCflexbar-PT-5a-LTLFireability-04
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 84 (type FNDP) for 20 DLCflexbar-PT-5a-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 85 (type EQUN) for 20 DLCflexbar-PT-5a-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-04: CONJ 0 0 3 0 3 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 LTL SRCH 7/3596 1/5 DLCflexbar-PT-5a-LTLFireability-13 200712 m, 28167 m/sec, 1241527 t fired, .
[[35mlola[0m][.] 84 EF FNDP 0/3589 0/5 DLCflexbar-PT-5a-LTLFireability-04 --
[[35mlola[0m][.] 85 EF STEQ 0/3589 0/5 DLCflexbar-PT-5a-LTLFireability-04 --
[[35mlola[0m][.] 86 EF EXCL 0/199 0/2000 DLCflexbar-PT-5a-LTLFireability-04 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 86 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 84 (type FNDP) for DLCflexbar-PT-5a-LTLFireability-04 (obsolete)
[[35mlola[0m][W] CANCELED task # 85 (type EQUN) for DLCflexbar-PT-5a-LTLFireability-04 (obsolete)
[[35mlola[0m][I] FINISHED task # 84 (type FNDP) for DLCflexbar-PT-5a-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 85 (type EQUN) for DLCflexbar-PT-5a-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 90 (type EXCL) for 33 DLCflexbar-PT-5a-LTLFireability-07
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 88 (type FNDP) for 33 DLCflexbar-PT-5a-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 89 (type EQUN) for 33 DLCflexbar-PT-5a-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 88 (type FNDP) for DLCflexbar-PT-5a-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 89 (type EQUN) for DLCflexbar-PT-5a-LTLFireability-07 (obsolete)
[[35mlola[0m][W] CANCELED task # 90 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-07 (obsolete)
[[35mlola[0m][I] FINISHED task # 89 (type EQUN) for DLCflexbar-PT-5a-LTLFireability-07
[[35mlola[0m][I] result : true
[*** LOG ERROR #0001 ***] [2024-05-29 22:11:39] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 78 LTL SRCH 12/3596 1/5 DLCflexbar-PT-5a-LTLFireability-13 279060 m, 15669 m/sec, 1718929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 DLCflexbar-PT-5a-LTLFireability-09
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 17 DLCflexbar-PT-5a-LTLFireability-03
[[35mlola[0m][I] time limit : 275 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DLCflexbar-PT-5a-LTLFireability-00
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 1/298 1/2000 DLCflexbar-PT-5a-LTLFireability-00 1562 m, 312 m/sec, 69434 t fired, .
[[35mlola[0m][.] 78 LTL SRCH 17/3596 1/5 DLCflexbar-PT-5a-LTLFireability-13 338945 m, 11977 m/sec, 2109576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 78 (type SKEL/SRCH) for DLCflexbar-PT-5a-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 560880
[[35mlola[0m][I] fired transitions : 3526908
[[35mlola[0m][I] time used : 19
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 6/298 1/2000 DLCflexbar-PT-5a-LTLFireability-00 38482 m, 7384 m/sec, 1995722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 11/298 1/2000 DLCflexbar-PT-5a-LTLFireability-00 81500 m, 8603 m/sec, 4245175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 16/298 1/2000 DLCflexbar-PT-5a-LTLFireability-00 124274 m, 8554 m/sec, 6482933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 21/298 2/2000 DLCflexbar-PT-5a-LTLFireability-00 167006 m, 8546 m/sec, 8696108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 26/298 2/2000 DLCflexbar-PT-5a-LTLFireability-00 209642 m, 8527 m/sec, 10889562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 31/298 2/2000 DLCflexbar-PT-5a-LTLFireability-00 252298 m, 8531 m/sec, 13075976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 36/298 3/2000 DLCflexbar-PT-5a-LTLFireability-00 295045 m, 8549 m/sec, 15282627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 41/298 3/2000 DLCflexbar-PT-5a-LTLFireability-00 337730 m, 8537 m/sec, 17481906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 46/298 3/2000 DLCflexbar-PT-5a-LTLFireability-00 380172 m, 8488 m/sec, 19641253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 51/298 4/2000 DLCflexbar-PT-5a-LTLFireability-00 422517 m, 8469 m/sec, 21823618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 56/298 4/2000 DLCflexbar-PT-5a-LTLFireability-00 464750 m, 8446 m/sec, 23991262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 61/298 4/2000 DLCflexbar-PT-5a-LTLFireability-00 507149 m, 8479 m/sec, 26172001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 66/298 5/2000 DLCflexbar-PT-5a-LTLFireability-00 549418 m, 8453 m/sec, 28341385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 71/298 5/2000 DLCflexbar-PT-5a-LTLFireability-00 591658 m, 8448 m/sec, 30518393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 76/298 5/2000 DLCflexbar-PT-5a-LTLFireability-00 634006 m, 8469 m/sec, 32687191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 81/298 6/2000 DLCflexbar-PT-5a-LTLFireability-00 676370 m, 8472 m/sec, 34858614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 86/298 6/2000 DLCflexbar-PT-5a-LTLFireability-00 718516 m, 8429 m/sec, 37018983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 91/298 6/2000 DLCflexbar-PT-5a-LTLFireability-00 761007 m, 8498 m/sec, 39179761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 96/298 7/2000 DLCflexbar-PT-5a-LTLFireability-00 803158 m, 8430 m/sec, 41343961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 101/298 7/2000 DLCflexbar-PT-5a-LTLFireability-00 845007 m, 8369 m/sec, 43504693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 106/298 7/2000 DLCflexbar-PT-5a-LTLFireability-00 886661 m, 8330 m/sec, 45662282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 111/298 8/2000 DLCflexbar-PT-5a-LTLFireability-00 928662 m, 8400 m/sec, 47814111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 116/298 8/2000 DLCflexbar-PT-5a-LTLFireability-00 970723 m, 8412 m/sec, 49974948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 121/298 8/2000 DLCflexbar-PT-5a-LTLFireability-00 1012766 m, 8408 m/sec, 52125189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 126/298 8/2000 DLCflexbar-PT-5a-LTLFireability-00 1054686 m, 8384 m/sec, 54267567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 131/298 9/2000 DLCflexbar-PT-5a-LTLFireability-00 1096393 m, 8341 m/sec, 56412454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 136/298 9/2000 DLCflexbar-PT-5a-LTLFireability-00 1138234 m, 8368 m/sec, 58572178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 141/298 9/2000 DLCflexbar-PT-5a-LTLFireability-00 1180329 m, 8419 m/sec, 60725917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 146/298 10/2000 DLCflexbar-PT-5a-LTLFireability-00 1221618 m, 8257 m/sec, 62868252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 151/298 10/2000 DLCflexbar-PT-5a-LTLFireability-00 1262896 m, 8255 m/sec, 65012150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 156/298 10/2000 DLCflexbar-PT-5a-LTLFireability-00 1304473 m, 8315 m/sec, 67183041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 161/298 11/2000 DLCflexbar-PT-5a-LTLFireability-00 1346149 m, 8335 m/sec, 69327195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 166/298 11/2000 DLCflexbar-PT-5a-LTLFireability-00 1388200 m, 8410 m/sec, 71469736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 171/298 11/2000 DLCflexbar-PT-5a-LTLFireability-00 1430006 m, 8361 m/sec, 73599319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 176/298 12/2000 DLCflexbar-PT-5a-LTLFireability-00 1472273 m, 8453 m/sec, 75739676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 181/298 12/2000 DLCflexbar-PT-5a-LTLFireability-00 1512788 m, 8103 m/sec, 77785534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 186/298 12/2000 DLCflexbar-PT-5a-LTLFireability-00 1554484 m, 8339 m/sec, 79944559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 191/298 13/2000 DLCflexbar-PT-5a-LTLFireability-00 1596328 m, 8368 m/sec, 82088768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 196/298 13/2000 DLCflexbar-PT-5a-LTLFireability-00 1637984 m, 8331 m/sec, 84228213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 201/298 13/2000 DLCflexbar-PT-5a-LTLFireability-00 1680177 m, 8438 m/sec, 86365361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 206/298 13/2000 DLCflexbar-PT-5a-LTLFireability-00 1722226 m, 8409 m/sec, 88515531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 211/298 14/2000 DLCflexbar-PT-5a-LTLFireability-00 1763950 m, 8344 m/sec, 90658084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 216/298 14/2000 DLCflexbar-PT-5a-LTLFireability-00 1805441 m, 8298 m/sec, 92770762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 221/298 14/2000 DLCflexbar-PT-5a-LTLFireability-00 1846529 m, 8217 m/sec, 94902821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 226/298 15/2000 DLCflexbar-PT-5a-LTLFireability-00 1887692 m, 8232 m/sec, 97005105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 231/298 15/2000 DLCflexbar-PT-5a-LTLFireability-00 1929414 m, 8344 m/sec, 99101875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 236/298 15/2000 DLCflexbar-PT-5a-LTLFireability-00 1970166 m, 8150 m/sec, 101196286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 241/298 16/2000 DLCflexbar-PT-5a-LTLFireability-00 2011411 m, 8249 m/sec, 103293960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 246/298 16/2000 DLCflexbar-PT-5a-LTLFireability-00 2052907 m, 8299 m/sec, 105401777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 251/298 16/2000 DLCflexbar-PT-5a-LTLFireability-00 2094315 m, 8281 m/sec, 107522705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 256/298 17/2000 DLCflexbar-PT-5a-LTLFireability-00 2135595 m, 8256 m/sec, 109629879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 261/298 17/2000 DLCflexbar-PT-5a-LTLFireability-00 2177113 m, 8303 m/sec, 111743727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 266/298 17/2000 DLCflexbar-PT-5a-LTLFireability-00 2218760 m, 8329 m/sec, 113859233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 271/298 18/2000 DLCflexbar-PT-5a-LTLFireability-00 2260023 m, 8252 m/sec, 115966525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 276/298 18/2000 DLCflexbar-PT-5a-LTLFireability-00 2301450 m, 8285 m/sec, 118070379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 281/298 18/2000 DLCflexbar-PT-5a-LTLFireability-00 2343067 m, 8323 m/sec, 120179800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 286/298 18/2000 DLCflexbar-PT-5a-LTLFireability-00 2384339 m, 8254 m/sec, 122298307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 291/298 19/2000 DLCflexbar-PT-5a-LTLFireability-00 2425679 m, 8268 m/sec, 124403029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 296/298 19/2000 DLCflexbar-PT-5a-LTLFireability-00 2466478 m, 8159 m/sec, 126493277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 DLCflexbar-PT-5a-LTLFireability-15
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DLCflexbar-PT-5a-LTLFireability-00
[[35mlola[0m][I] time limit : 3279 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/298 1/5 DLCflexbar-PT-5a-LTLFireability-00 39304 m, -485434 m/sec, 2038438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/298 1/5 DLCflexbar-PT-5a-LTLFireability-00 81564 m, 8452 m/sec, 4248605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/298 1/5 DLCflexbar-PT-5a-LTLFireability-00 123575 m, 8402 m/sec, 6446378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 20/298 2/5 DLCflexbar-PT-5a-LTLFireability-00 165661 m, 8417 m/sec, 8626456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 25/298 2/5 DLCflexbar-PT-5a-LTLFireability-00 207715 m, 8410 m/sec, 10792020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 30/298 2/5 DLCflexbar-PT-5a-LTLFireability-00 249813 m, 8419 m/sec, 12949336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 35/298 3/5 DLCflexbar-PT-5a-LTLFireability-00 291863 m, 8410 m/sec, 15115625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 40/298 3/5 DLCflexbar-PT-5a-LTLFireability-00 333798 m, 8387 m/sec, 17279721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 45/298 3/5 DLCflexbar-PT-5a-LTLFireability-00 375877 m, 8415 m/sec, 19420844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 50/298 4/5 DLCflexbar-PT-5a-LTLFireability-00 417593 m, 8343 m/sec, 21566214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 55/298 4/5 DLCflexbar-PT-5a-LTLFireability-00 459378 m, 8357 m/sec, 23714019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 60/298 4/5 DLCflexbar-PT-5a-LTLFireability-00 500888 m, 8302 m/sec, 25844220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 65/298 5/5 DLCflexbar-PT-5a-LTLFireability-00 542563 m, 8335 m/sec, 27989448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 70/298 5/5 DLCflexbar-PT-5a-LTLFireability-00 584193 m, 8326 m/sec, 30131895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 75/298 5/5 DLCflexbar-PT-5a-LTLFireability-00 625949 m, 8351 m/sec, 32275964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 DLCflexbar-PT-5a-LTLFireability-14
[[35mlola[0m][I] time limit : 319 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 55 DLCflexbar-PT-5a-LTLFireability-13
[[35mlola[0m][I] time limit : 355 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 55 DLCflexbar-PT-5a-LTLFireability-13
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 5/399 1/2000 DLCflexbar-PT-5a-LTLFireability-13 21465 m, 4293 m/sec, 2427085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 10/399 1/2000 DLCflexbar-PT-5a-LTLFireability-13 44151 m, 4537 m/sec, 4987498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 15/399 1/2000 DLCflexbar-PT-5a-LTLFireability-13 67321 m, 4634 m/sec, 7513498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 20/399 1/2000 DLCflexbar-PT-5a-LTLFireability-13 90244 m, 4584 m/sec, 10044986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 25/399 1/2000 DLCflexbar-PT-5a-LTLFireability-13 113151 m, 4581 m/sec, 12548967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 30/399 2/2000 DLCflexbar-PT-5a-LTLFireability-13 135952 m, 4560 m/sec, 15058747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 35/399 2/2000 DLCflexbar-PT-5a-LTLFireability-13 158717 m, 4553 m/sec, 17561357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 40/399 2/2000 DLCflexbar-PT-5a-LTLFireability-13 181512 m, 4559 m/sec, 20053945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 45/399 2/2000 DLCflexbar-PT-5a-LTLFireability-13 204444 m, 4586 m/sec, 22543849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 50/399 2/2000 DLCflexbar-PT-5a-LTLFireability-13 226834 m, 4478 m/sec, 25033219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 55/399 3/2000 DLCflexbar-PT-5a-LTLFireability-13 249434 m, 4520 m/sec, 27509170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 60/399 3/2000 DLCflexbar-PT-5a-LTLFireability-13 272157 m, 4544 m/sec, 29981013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 65/399 3/2000 DLCflexbar-PT-5a-LTLFireability-13 294728 m, 4514 m/sec, 32468521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 70/399 3/2000 DLCflexbar-PT-5a-LTLFireability-13 316912 m, 4436 m/sec, 34948236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 75/399 3/2000 DLCflexbar-PT-5a-LTLFireability-13 339081 m, 4433 m/sec, 37437243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 80/399 4/2000 DLCflexbar-PT-5a-LTLFireability-13 362010 m, 4585 m/sec, 39908983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 85/399 4/2000 DLCflexbar-PT-5a-LTLFireability-13 384931 m, 4584 m/sec, 42363629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 90/399 4/2000 DLCflexbar-PT-5a-LTLFireability-13 407300 m, 4473 m/sec, 44815226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 95/399 4/2000 DLCflexbar-PT-5a-LTLFireability-13 430144 m, 4568 m/sec, 47286866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 100/399 4/2000 DLCflexbar-PT-5a-LTLFireability-13 452781 m, 4527 m/sec, 49742148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 105/399 4/2000 DLCflexbar-PT-5a-LTLFireability-13 475233 m, 4490 m/sec, 52204677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 110/399 5/2000 DLCflexbar-PT-5a-LTLFireability-13 498164 m, 4586 m/sec, 54658531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 115/399 5/2000 DLCflexbar-PT-5a-LTLFireability-13 520946 m, 4556 m/sec, 57123332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 120/399 5/2000 DLCflexbar-PT-5a-LTLFireability-13 543537 m, 4518 m/sec, 59567930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 125/399 5/2000 DLCflexbar-PT-5a-LTLFireability-13 566469 m, 4586 m/sec, 62028585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 130/399 5/2000 DLCflexbar-PT-5a-LTLFireability-13 589350 m, 4576 m/sec, 64478098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 135/399 6/2000 DLCflexbar-PT-5a-LTLFireability-13 611990 m, 4528 m/sec, 66936027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 140/399 6/2000 DLCflexbar-PT-5a-LTLFireability-13 634758 m, 4553 m/sec, 69392153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 145/399 6/2000 DLCflexbar-PT-5a-LTLFireability-13 657472 m, 4542 m/sec, 71856933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 150/399 6/2000 DLCflexbar-PT-5a-LTLFireability-13 680510 m, 4607 m/sec, 74328883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 155/399 6/2000 DLCflexbar-PT-5a-LTLFireability-13 702962 m, 4490 m/sec, 76803783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 160/399 7/2000 DLCflexbar-PT-5a-LTLFireability-13 725333 m, 4474 m/sec, 79243944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 165/399 7/2000 DLCflexbar-PT-5a-LTLFireability-13 747894 m, 4512 m/sec, 81691257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 170/399 7/2000 DLCflexbar-PT-5a-LTLFireability-13 770553 m, 4531 m/sec, 84139915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 175/399 7/2000 DLCflexbar-PT-5a-LTLFireability-13 792936 m, 4476 m/sec, 86621933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 180/399 7/2000 DLCflexbar-PT-5a-LTLFireability-13 815343 m, 4481 m/sec, 89088410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 185/399 8/2000 DLCflexbar-PT-5a-LTLFireability-13 838097 m, 4550 m/sec, 91540079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 190/399 8/2000 DLCflexbar-PT-5a-LTLFireability-13 860440 m, 4468 m/sec, 93983151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 195/399 8/2000 DLCflexbar-PT-5a-LTLFireability-13 882637 m, 4439 m/sec, 96367694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 200/399 8/2000 DLCflexbar-PT-5a-LTLFireability-13 905493 m, 4571 m/sec, 98822271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 205/399 8/2000 DLCflexbar-PT-5a-LTLFireability-13 927851 m, 4471 m/sec, 101290371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 210/399 8/2000 DLCflexbar-PT-5a-LTLFireability-13 950070 m, 4443 m/sec, 103723431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 215/399 9/2000 DLCflexbar-PT-5a-LTLFireability-13 971354 m, 4256 m/sec, 106039206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 220/399 9/2000 DLCflexbar-PT-5a-LTLFireability-13 993445 m, 4418 m/sec, 108491154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 225/399 9/2000 DLCflexbar-PT-5a-LTLFireability-13 1015854 m, 4481 m/sec, 110926594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 230/399 9/2000 DLCflexbar-PT-5a-LTLFireability-13 1038065 m, 4442 m/sec, 113367837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 235/399 9/2000 DLCflexbar-PT-5a-LTLFireability-13 1060628 m, 4512 m/sec, 115833710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 240/399 10/2000 DLCflexbar-PT-5a-LTLFireability-13 1083213 m, 4517 m/sec, 118305498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 245/399 10/2000 DLCflexbar-PT-5a-LTLFireability-13 1105865 m, 4530 m/sec, 120773928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 250/399 10/2000 DLCflexbar-PT-5a-LTLFireability-13 1128431 m, 4513 m/sec, 123228267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 255/399 10/2000 DLCflexbar-PT-5a-LTLFireability-13 1150971 m, 4508 m/sec, 125682019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 260/399 10/2000 DLCflexbar-PT-5a-LTLFireability-13 1173342 m, 4474 m/sec, 128138739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 265/399 11/2000 DLCflexbar-PT-5a-LTLFireability-13 1195967 m, 4525 m/sec, 130598811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 270/399 11/2000 DLCflexbar-PT-5a-LTLFireability-13 1217911 m, 4388 m/sec, 133079666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 275/399 11/2000 DLCflexbar-PT-5a-LTLFireability-13 1240391 m, 4496 m/sec, 135544523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 280/399 11/2000 DLCflexbar-PT-5a-LTLFireability-13 1263023 m, 4526 m/sec, 137976401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 285/399 11/2000 DLCflexbar-PT-5a-LTLFireability-13 1285190 m, 4433 m/sec, 140431910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 290/399 11/2000 DLCflexbar-PT-5a-LTLFireability-13 1307329 m, 4427 m/sec, 142879901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 295/399 12/2000 DLCflexbar-PT-5a-LTLFireability-13 1329832 m, 4500 m/sec, 145313140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 300/399 12/2000 DLCflexbar-PT-5a-LTLFireability-13 1351902 m, 4414 m/sec, 147769573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 305/399 12/2000 DLCflexbar-PT-5a-LTLFireability-13 1374277 m, 4475 m/sec, 150216346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 310/399 12/2000 DLCflexbar-PT-5a-LTLFireability-13 1396595 m, 4463 m/sec, 152658028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 315/399 12/2000 DLCflexbar-PT-5a-LTLFireability-13 1418522 m, 4385 m/sec, 155098103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 320/399 13/2000 DLCflexbar-PT-5a-LTLFireability-13 1440610 m, 4417 m/sec, 157569301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 325/399 13/2000 DLCflexbar-PT-5a-LTLFireability-13 1463955 m, 4669 m/sec, 160023139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 330/399 13/2000 DLCflexbar-PT-5a-LTLFireability-13 1486080 m, 4425 m/sec, 162509011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 335/399 13/2000 DLCflexbar-PT-5a-LTLFireability-13 1508411 m, 4466 m/sec, 164963565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 340/399 13/2000 DLCflexbar-PT-5a-LTLFireability-13 1530900 m, 4497 m/sec, 167420175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 345/399 14/2000 DLCflexbar-PT-5a-LTLFireability-13 1553509 m, 4521 m/sec, 169872910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 350/399 14/2000 DLCflexbar-PT-5a-LTLFireability-13 1575674 m, 4433 m/sec, 172353543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 355/399 14/2000 DLCflexbar-PT-5a-LTLFireability-13 1598355 m, 4536 m/sec, 174805276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 360/399 14/2000 DLCflexbar-PT-5a-LTLFireability-13 1620958 m, 4520 m/sec, 177259801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 365/399 14/2000 DLCflexbar-PT-5a-LTLFireability-13 1643443 m, 4497 m/sec, 179718940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 370/399 15/2000 DLCflexbar-PT-5a-LTLFireability-13 1666681 m, 4647 m/sec, 182155122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 375/399 15/2000 DLCflexbar-PT-5a-LTLFireability-13 1689434 m, 4550 m/sec, 184583106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 380/399 15/2000 DLCflexbar-PT-5a-LTLFireability-13 1711799 m, 4473 m/sec, 187040671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 385/399 15/2000 DLCflexbar-PT-5a-LTLFireability-13 1734854 m, 4611 m/sec, 189467468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 390/399 15/2000 DLCflexbar-PT-5a-LTLFireability-13 1756977 m, 4424 m/sec, 191933641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 395/399 15/2000 DLCflexbar-PT-5a-LTLFireability-13 1779258 m, 4456 m/sec, 194395982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 58 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 DLCflexbar-PT-5a-LTLFireability-12
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 55 DLCflexbar-PT-5a-LTLFireability-13
[[35mlola[0m][I] time limit : 2799 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 5/399 1/5 DLCflexbar-PT-5a-LTLFireability-13 21247 m, -351602 m/sec, 2402183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 10/399 1/5 DLCflexbar-PT-5a-LTLFireability-13 44244 m, 4599 m/sec, 4997979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 15/399 1/5 DLCflexbar-PT-5a-LTLFireability-13 67729 m, 4697 m/sec, 7559877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 20/399 1/5 DLCflexbar-PT-5a-LTLFireability-13 90946 m, 4643 m/sec, 10120514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 25/399 1/5 DLCflexbar-PT-5a-LTLFireability-13 114154 m, 4641 m/sec, 12663371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 30/399 2/5 DLCflexbar-PT-5a-LTLFireability-13 137358 m, 4640 m/sec, 15211878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 35/399 2/5 DLCflexbar-PT-5a-LTLFireability-13 160491 m, 4626 m/sec, 17752452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 40/399 2/5 DLCflexbar-PT-5a-LTLFireability-13 183601 m, 4622 m/sec, 20283422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 45/399 2/5 DLCflexbar-PT-5a-LTLFireability-13 206809 m, 4641 m/sec, 22805104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 50/399 2/5 DLCflexbar-PT-5a-LTLFireability-13 229613 m, 4560 m/sec, 25331920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 55/399 3/5 DLCflexbar-PT-5a-LTLFireability-13 252545 m, 4586 m/sec, 27846091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 60/399 3/5 DLCflexbar-PT-5a-LTLFireability-13 275587 m, 4608 m/sec, 30357933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 65/399 3/5 DLCflexbar-PT-5a-LTLFireability-13 298467 m, 4576 m/sec, 32871166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 70/399 3/5 DLCflexbar-PT-5a-LTLFireability-13 320818 m, 4470 m/sec, 35399611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 75/399 3/5 DLCflexbar-PT-5a-LTLFireability-13 343408 m, 4518 m/sec, 37913850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 80/399 4/5 DLCflexbar-PT-5a-LTLFireability-13 366765 m, 4671 m/sec, 40409630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 85/399 4/5 DLCflexbar-PT-5a-LTLFireability-13 389901 m, 4627 m/sec, 42913395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 90/399 4/5 DLCflexbar-PT-5a-LTLFireability-13 412750 m, 4569 m/sec, 45411819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 95/399 4/5 DLCflexbar-PT-5a-LTLFireability-13 435914 m, 4632 m/sec, 47911350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 100/399 4/5 DLCflexbar-PT-5a-LTLFireability-13 458610 m, 4539 m/sec, 50393367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 105/399 5/5 DLCflexbar-PT-5a-LTLFireability-13 481596 m, 4597 m/sec, 52870571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 110/399 5/5 DLCflexbar-PT-5a-LTLFireability-13 504524 m, 4585 m/sec, 55350102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 115/399 5/5 DLCflexbar-PT-5a-LTLFireability-13 527561 m, 4607 m/sec, 57831573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 120/399 5/5 DLCflexbar-PT-5a-LTLFireability-13 550694 m, 4626 m/sec, 60315097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 125/399 5/5 DLCflexbar-PT-5a-LTLFireability-13 573627 m, 4586 m/sec, 62799254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 58 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 DLCflexbar-PT-5a-LTLFireability-11
[[35mlola[0m][I] time limit : 444 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 DLCflexbar-PT-5a-LTLFireability-10
[[35mlola[0m][I] time limit : 533 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 DLCflexbar-PT-5a-LTLFireability-08
[[35mlola[0m][I] time limit : 667 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for DLCflexbar-PT-5a-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 DLCflexbar-PT-5a-LTLFireability-06
[[35mlola[0m][I] time limit : 889 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 5/889 1/2000 DLCflexbar-PT-5a-LTLFireability-06 21812 m, 4362 m/sec, 2443068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 10/889 1/2000 DLCflexbar-PT-5a-LTLFireability-06 44690 m, 4575 m/sec, 5039215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 15/889 1/2000 DLCflexbar-PT-5a-LTLFireability-06 67574 m, 4576 m/sec, 7634109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 20/889 1/2000 DLCflexbar-PT-5a-LTLFireability-06 90218 m, 4528 m/sec, 10216415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 25/889 1/2000 DLCflexbar-PT-5a-LTLFireability-06 113240 m, 4604 m/sec, 12765074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 30/889 1/2000 DLCflexbar-PT-5a-LTLFireability-06 135794 m, 4510 m/sec, 15330694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 35/889 2/2000 DLCflexbar-PT-5a-LTLFireability-06 159107 m, 4662 m/sec, 17860942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 40/889 2/2000 DLCflexbar-PT-5a-LTLFireability-06 182171 m, 4612 m/sec, 20402078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 45/889 2/2000 DLCflexbar-PT-5a-LTLFireability-06 205424 m, 4650 m/sec, 22936571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 50/889 2/2000 DLCflexbar-PT-5a-LTLFireability-06 228308 m, 4576 m/sec, 25473985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 55/889 2/2000 DLCflexbar-PT-5a-LTLFireability-06 251162 m, 4570 m/sec, 28013594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 60/889 2/2000 DLCflexbar-PT-5a-LTLFireability-06 274415 m, 4650 m/sec, 30529228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 65/889 3/2000 DLCflexbar-PT-5a-LTLFireability-06 297461 m, 4609 m/sec, 33045770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 70/889 3/2000 DLCflexbar-PT-5a-LTLFireability-06 320336 m, 4575 m/sec, 35569371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 75/889 3/2000 DLCflexbar-PT-5a-LTLFireability-06 343136 m, 4560 m/sec, 38063729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 80/889 3/2000 DLCflexbar-PT-5a-LTLFireability-06 365984 m, 4569 m/sec, 40571478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 85/889 3/2000 DLCflexbar-PT-5a-LTLFireability-06 388862 m, 4575 m/sec, 43104676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 90/889 3/2000 DLCflexbar-PT-5a-LTLFireability-06 411929 m, 4613 m/sec, 45619466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 95/889 4/2000 DLCflexbar-PT-5a-LTLFireability-06 434612 m, 4536 m/sec, 48127717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 100/889 4/2000 DLCflexbar-PT-5a-LTLFireability-06 457553 m, 4588 m/sec, 50646390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 105/889 4/2000 DLCflexbar-PT-5a-LTLFireability-06 480494 m, 4588 m/sec, 53150587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 110/889 4/2000 DLCflexbar-PT-5a-LTLFireability-06 503270 m, 4555 m/sec, 55645212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 115/889 4/2000 DLCflexbar-PT-5a-LTLFireability-06 526289 m, 4603 m/sec, 58135160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 120/889 4/2000 DLCflexbar-PT-5a-LTLFireability-06 548915 m, 4525 m/sec, 60649380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 125/889 5/2000 DLCflexbar-PT-5a-LTLFireability-06 572366 m, 4690 m/sec, 63144553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 130/889 5/2000 DLCflexbar-PT-5a-LTLFireability-06 594932 m, 4513 m/sec, 65651815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 135/889 5/2000 DLCflexbar-PT-5a-LTLFireability-06 617963 m, 4606 m/sec, 68142708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 140/889 5/2000 DLCflexbar-PT-5a-LTLFireability-06 640303 m, 4468 m/sec, 70647014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 145/889 5/2000 DLCflexbar-PT-5a-LTLFireability-06 662813 m, 4502 m/sec, 73149240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 150/889 5/2000 DLCflexbar-PT-5a-LTLFireability-06 685691 m, 4575 m/sec, 75648218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 155/889 6/2000 DLCflexbar-PT-5a-LTLFireability-06 708158 m, 4493 m/sec, 78134081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 160/889 6/2000 DLCflexbar-PT-5a-LTLFireability-06 730790 m, 4526 m/sec, 80618728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 165/889 6/2000 DLCflexbar-PT-5a-LTLFireability-06 753587 m, 4559 m/sec, 83103821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 170/889 6/2000 DLCflexbar-PT-5a-LTLFireability-06 776438 m, 4570 m/sec, 85578962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 175/889 6/2000 DLCflexbar-PT-5a-LTLFireability-06 799328 m, 4578 m/sec, 88049596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 180/889 6/2000 DLCflexbar-PT-5a-LTLFireability-06 822044 m, 4543 m/sec, 90551165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 185/889 7/2000 DLCflexbar-PT-5a-LTLFireability-06 844625 m, 4516 m/sec, 93053065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 190/889 7/2000 DLCflexbar-PT-5a-LTLFireability-06 867068 m, 4488 m/sec, 95562954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 195/889 7/2000 DLCflexbar-PT-5a-LTLFireability-06 890033 m, 4593 m/sec, 98034595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 200/889 7/2000 DLCflexbar-PT-5a-LTLFireability-06 912263 m, 4446 m/sec, 100524616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 205/889 7/2000 DLCflexbar-PT-5a-LTLFireability-06 934466 m, 4440 m/sec, 103015858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 210/889 7/2000 DLCflexbar-PT-5a-LTLFireability-06 956780 m, 4462 m/sec, 105526861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 215/889 7/2000 DLCflexbar-PT-5a-LTLFireability-06 978581 m, 4360 m/sec, 108042309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 220/889 8/2000 DLCflexbar-PT-5a-LTLFireability-06 1001048 m, 4493 m/sec, 110518854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 225/889 8/2000 DLCflexbar-PT-5a-LTLFireability-06 1023509 m, 4492 m/sec, 113013667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 230/889 8/2000 DLCflexbar-PT-5a-LTLFireability-06 1046867 m, 4671 m/sec, 115492168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 235/889 8/2000 DLCflexbar-PT-5a-LTLFireability-06 1069880 m, 4602 m/sec, 117960353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 240/889 8/2000 DLCflexbar-PT-5a-LTLFireability-06 1092599 m, 4543 m/sec, 120439410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 245/889 8/2000 DLCflexbar-PT-5a-LTLFireability-06 1116049 m, 4690 m/sec, 122893529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 250/889 9/2000 DLCflexbar-PT-5a-LTLFireability-06 1139457 m, 4681 m/sec, 125356853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 255/889 9/2000 DLCflexbar-PT-5a-LTLFireability-06 1161614 m, 4431 m/sec, 127847329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 260/889 9/2000 DLCflexbar-PT-5a-LTLFireability-06 1183239 m, 4325 m/sec, 130235243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 265/889 9/2000 DLCflexbar-PT-5a-LTLFireability-06 1205999 m, 4552 m/sec, 132699648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 270/889 9/2000 DLCflexbar-PT-5a-LTLFireability-06 1228430 m, 4486 m/sec, 135172416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 275/889 9/2000 DLCflexbar-PT-5a-LTLFireability-06 1251479 m, 4609 m/sec, 137648215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 280/889 10/2000 DLCflexbar-PT-5a-LTLFireability-06 1274531 m, 4610 m/sec, 140109357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 285/889 10/2000 DLCflexbar-PT-5a-LTLFireability-06 1297328 m, 4559 m/sec, 142587625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 290/889 10/2000 DLCflexbar-PT-5a-LTLFireability-06 1319888 m, 4512 m/sec, 145069018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 295/889 10/2000 DLCflexbar-PT-5a-LTLFireability-06 1342484 m, 4519 m/sec, 147527976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 300/889 10/2000 DLCflexbar-PT-5a-LTLFireability-06 1365437 m, 4590 m/sec, 149986612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 305/889 10/2000 DLCflexbar-PT-5a-LTLFireability-06 1387391 m, 4390 m/sec, 152488203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 310/889 11/2000 DLCflexbar-PT-5a-LTLFireability-06 1410008 m, 4523 m/sec, 154925281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 315/889 11/2000 DLCflexbar-PT-5a-LTLFireability-06 1433393 m, 4677 m/sec, 157404561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 320/889 11/2000 DLCflexbar-PT-5a-LTLFireability-06 1456619 m, 4645 m/sec, 159856110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 325/889 11/2000 DLCflexbar-PT-5a-LTLFireability-06 1478765 m, 4429 m/sec, 162331125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 330/889 11/2000 DLCflexbar-PT-5a-LTLFireability-06 1501922 m, 4631 m/sec, 164785821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 335/889 11/2000 DLCflexbar-PT-5a-LTLFireability-06 1524596 m, 4534 m/sec, 167254268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 340/889 12/2000 DLCflexbar-PT-5a-LTLFireability-06 1547786 m, 4638 m/sec, 169710678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 345/889 12/2000 DLCflexbar-PT-5a-LTLFireability-06 1570316 m, 4506 m/sec, 172186092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 350/889 12/2000 DLCflexbar-PT-5a-LTLFireability-06 1593238 m, 4584 m/sec, 174652241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 355/889 12/2000 DLCflexbar-PT-5a-LTLFireability-06 1615973 m, 4547 m/sec, 177114826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 360/889 12/2000 DLCflexbar-PT-5a-LTLFireability-06 1639097 m, 4624 m/sec, 179587927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 365/889 12/2000 DLCflexbar-PT-5a-LTLFireability-06 1662278 m, 4636 m/sec, 182051025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 370/889 13/2000 DLCflexbar-PT-5a-LTLFireability-06 1684790 m, 4502 m/sec, 184520123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 375/889 13/2000 DLCflexbar-PT-5a-LTLFireability-06 1707470 m, 4536 m/sec, 186965994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 380/889 13/2000 DLCflexbar-PT-5a-LTLFireability-06 1730450 m, 4596 m/sec, 189414081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 385/889 13/2000 DLCflexbar-PT-5a-LTLFireability-06 1753496 m, 4609 m/sec, 191859977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 390/889 13/2000 DLCflexbar-PT-5a-LTLFireability-06 1776128 m, 4526 m/sec, 194318381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 395/889 13/2000 DLCflexbar-PT-5a-LTLFireability-06 1798514 m, 4477 m/sec, 196777051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 400/889 13/2000 DLCflexbar-PT-5a-LTLFireability-06 1821311 m, 4559 m/sec, 199231335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 405/889 14/2000 DLCflexbar-PT-5a-LTLFireability-06 1844174 m, 4572 m/sec, 201687090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 410/889 14/2000 DLCflexbar-PT-5a-LTLFireability-06 1866485 m, 4462 m/sec, 204145949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 415/889 14/2000 DLCflexbar-PT-5a-LTLFireability-06 1889318 m, 4566 m/sec, 206615405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 420/889 14/2000 DLCflexbar-PT-5a-LTLFireability-06 1912676 m, 4671 m/sec, 209064380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 425/889 14/2000 DLCflexbar-PT-5a-LTLFireability-06 1935365 m, 4537 m/sec, 211530901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 430/889 14/2000 DLCflexbar-PT-5a-LTLFireability-06 1957814 m, 4489 m/sec, 213999075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 435/889 15/2000 DLCflexbar-PT-5a-LTLFireability-06 1980815 m, 4600 m/sec, 216455552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 440/889 15/2000 DLCflexbar-PT-5a-LTLFireability-06 2003976 m, 4632 m/sec, 218908918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 445/889 15/2000 DLCflexbar-PT-5a-LTLFireability-06 2026604 m, 4525 m/sec, 221357387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 450/889 15/2000 DLCflexbar-PT-5a-LTLFireability-06 2049149 m, 4509 m/sec, 223815256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 455/889 15/2000 DLCflexbar-PT-5a-LTLFireability-06 2071373 m, 4444 m/sec, 226281386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 460/889 15/2000 DLCflexbar-PT-5a-LTLFireability-06 2093747 m, 4474 m/sec, 228761005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 465/889 16/2000 DLCflexbar-PT-5a-LTLFireability-06 2116405 m, 4531 m/sec, 231208955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 470/889 16/2000 DLCflexbar-PT-5a-LTLFireability-06 2139113 m, 4541 m/sec, 233659624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 475/889 16/2000 DLCflexbar-PT-5a-LTLFireability-06 2161310 m, 4439 m/sec, 236127807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 480/889 16/2000 DLCflexbar-PT-5a-LTLFireability-06 2183801 m, 4498 m/sec, 238578439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 485/889 16/2000 DLCflexbar-PT-5a-LTLFireability-06 2206109 m, 4461 m/sec, 241025157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 490/889 16/2000 DLCflexbar-PT-5a-LTLFireability-06 2228831 m, 4544 m/sec, 243479931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 495/889 17/2000 DLCflexbar-PT-5a-LTLFireability-06 2251583 m, 4550 m/sec, 245911397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 500/889 17/2000 DLCflexbar-PT-5a-LTLFireability-06 2274065 m, 4496 m/sec, 248341858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 505/889 17/2000 DLCflexbar-PT-5a-LTLFireability-06 2296658 m, 4518 m/sec, 250789547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 510/889 17/2000 DLCflexbar-PT-5a-LTLFireability-06 2319179 m, 4504 m/sec, 253242213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 515/889 17/2000 DLCflexbar-PT-5a-LTLFireability-06 2341598 m, 4483 m/sec, 255716782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 520/889 17/2000 DLCflexbar-PT-5a-LTLFireability-06 2364215 m, 4523 m/sec, 258164860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 525/889 18/2000 DLCflexbar-PT-5a-LTLFireability-06 2385755 m, 4308 m/sec, 260683973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 530/889 18/2000 DLCflexbar-PT-5a-LTLFireability-06 2408348 m, 4518 m/sec, 263130118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 535/889 18/2000 DLCflexbar-PT-5a-LTLFireability-06 2430827 m, 4495 m/sec, 265598843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 540/889 18/2000 DLCflexbar-PT-5a-LTLFireability-06 2453378 m, 4510 m/sec, 268048284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 545/889 18/2000 DLCflexbar-PT-5a-LTLFireability-06 2475929 m, 4510 m/sec, 270491310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 550/889 18/2000 DLCflexbar-PT-5a-LTLFireability-06 2498964 m, 4607 m/sec, 272951332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 555/889 18/2000 DLCflexbar-PT-5a-LTLFireability-06 2520917 m, 4390 m/sec, 275407031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 560/889 19/2000 DLCflexbar-PT-5a-LTLFireability-06 2543405 m, 4497 m/sec, 277856160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 565/889 19/2000 DLCflexbar-PT-5a-LTLFireability-06 2565706 m, 4460 m/sec, 280292255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 570/889 19/2000 DLCflexbar-PT-5a-LTLFireability-06 2588254 m, 4509 m/sec, 282719066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 575/889 19/2000 DLCflexbar-PT-5a-LTLFireability-06 2611025 m, 4554 m/sec, 285157015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 580/889 19/2000 DLCflexbar-PT-5a-LTLFireability-06 2633894 m, 4573 m/sec, 287601155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 585/889 19/2000 DLCflexbar-PT-5a-LTLFireability-06 2656619 m, 4545 m/sec, 290042072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 590/889 20/2000 DLCflexbar-PT-5a-LTLFireability-06 2679173 m, 4510 m/sec, 292485478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 595/889 20/2000 DLCflexbar-PT-5a-LTLFireability-06 2701719 m, 4509 m/sec, 294916609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 600/889 20/2000 DLCflexbar-PT-5a-LTLFireability-06 2717867 m, 3229 m/sec, 296615220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 605/889 20/2000 DLCflexbar-PT-5a-LTLFireability-06 2733833 m, 3193 m/sec, 298393258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 634/889 20/2000 DLCflexbar-PT-5a-LTLFireability-06 2738229 m, 879 m/sec, 298893310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 645/889 20/2000 DLCflexbar-PT-5a-LTLFireability-06 2738469 m, 48 m/sec, 298917931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 720/889 20/2000 DLCflexbar-PT-5a-LTLFireability-06 2738690 m, 44 m/sec, 298941562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1653 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-02: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-5a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-5a-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-5a-LTLFireability-13: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 31 LTL EXCL 782/889 20/2000 DLCflexbar-PT-5a-LTLFireability-06 2738705 m, 3 m/sec, 298943193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1717 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-5a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-5a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276300052"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-5a.tgz
mv DLCflexbar-PT-5a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;