About the Execution of LoLA for DLCflexbar-PT-3b
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
0.000 | 824118.00 | 0.00 | 0.00 | F???F???F????FFF | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276200028.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCflexbar-PT-3b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276200028
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.0M
-rw-r--r-- 1 mcc users 6.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 71K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:15 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 18:09 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 13:00 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 138K Apr 12 13:00 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.3K Apr 12 12:59 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 70K Apr 12 12:59 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 2.5M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-3b-LTLFireability-00
FORMULA_NAME DLCflexbar-PT-3b-LTLFireability-01
FORMULA_NAME DLCflexbar-PT-3b-LTLFireability-02
FORMULA_NAME DLCflexbar-PT-3b-LTLFireability-03
FORMULA_NAME DLCflexbar-PT-3b-LTLFireability-04
FORMULA_NAME DLCflexbar-PT-3b-LTLFireability-05
FORMULA_NAME DLCflexbar-PT-3b-LTLFireability-06
FORMULA_NAME DLCflexbar-PT-3b-LTLFireability-07
FORMULA_NAME DLCflexbar-PT-3b-LTLFireability-08
FORMULA_NAME DLCflexbar-PT-3b-LTLFireability-09
FORMULA_NAME DLCflexbar-PT-3b-LTLFireability-10
FORMULA_NAME DLCflexbar-PT-3b-LTLFireability-11
FORMULA_NAME DLCflexbar-PT-3b-LTLFireability-12
FORMULA_NAME DLCflexbar-PT-3b-LTLFireability-13
FORMULA_NAME DLCflexbar-PT-3b-LTLFireability-14
FORMULA_NAME DLCflexbar-PT-3b-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717010937419
FORMULA DLCflexbar-PT-3b-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-3b-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-3b-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-3b-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-3b-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-3b-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717011761537
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type CNST) for 32 DLCflexbar-PT-3b-LTLFireability-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 35 (type CNST) for DLCflexbar-PT-3b-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-05-29 19:29:21] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-15: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 61 DLCflexbar-PT-3b-LTLFireability-15
[[35mlola[0m][I] time limit : 169 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 51 DLCflexbar-PT-3b-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type EXCL) for DLCflexbar-PT-3b-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 321
[[35mlola[0m][I] fired transitions : 321
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 73 (type EXCL) for 51 DLCflexbar-PT-3b-LTLFireability-13
[[35mlola[0m][I] time limit : 209 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 73 (type EXCL) for DLCflexbar-PT-3b-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 321
[[35mlola[0m][I] fired transitions : 321
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 76 (type EQUN) for DLCflexbar-PT-3b-LTLFireability-13 (obsolete)
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 DLCflexbar-PT-3b-LTLFireability-14
[[35mlola[0m][I] time limit : 237 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for DLCflexbar-PT-3b-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 321
[[35mlola[0m][I] fired transitions : 321
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DLCflexbar-PT-3b-LTLFireability-00
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for DLCflexbar-PT-3b-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 322
[[35mlola[0m][I] fired transitions : 323
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 DLCflexbar-PT-3b-LTLFireability-10
[[35mlola[0m][I] time limit : 274 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 78 (type FNDP) for 20 DLCflexbar-PT-3b-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 79 (type EQUN) for 20 DLCflexbar-PT-3b-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type FNDP) for DLCflexbar-PT-3b-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 79 (type EQUN) for DLCflexbar-PT-3b-LTLFireability-04 (obsolete)
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for DLCflexbar-PT-3b-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 79 (type EQUN) for DLCflexbar-PT-3b-LTLFireability-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 4/296 1/2000 DLCflexbar-PT-3b-LTLFireability-10 609 m, 121 m/sec, 814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 9/296 1/2000 DLCflexbar-PT-3b-LTLFireability-10 2014 m, 281 m/sec, 3898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 14/296 1/2000 DLCflexbar-PT-3b-LTLFireability-10 3288 m, 254 m/sec, 6109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[*** LOG ERROR #0002 ***] [2024-05-29 19:29:50] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 19/296 1/2000 DLCflexbar-PT-3b-LTLFireability-10 5807 m, 503 m/sec, 10626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 24/296 1/2000 DLCflexbar-PT-3b-LTLFireability-10 8106 m, 459 m/sec, 14640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 29/296 1/2000 DLCflexbar-PT-3b-LTLFireability-10 9985 m, 375 m/sec, 17877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 34/296 1/2000 DLCflexbar-PT-3b-LTLFireability-10 13785 m, 760 m/sec, 26709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 39/296 1/2000 DLCflexbar-PT-3b-LTLFireability-10 17537 m, 750 m/sec, 32997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 44/296 1/2000 DLCflexbar-PT-3b-LTLFireability-10 48615 m, 6215 m/sec, 130787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 49/296 1/2000 DLCflexbar-PT-3b-LTLFireability-10 86354 m, 7547 m/sec, 240052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for DLCflexbar-PT-3b-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 102922
[[35mlola[0m][I] fired transitions : 286020
[[35mlola[0m][I] time used : 53
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 DLCflexbar-PT-3b-LTLFireability-12
[[35mlola[0m][I] time limit : 319 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for DLCflexbar-PT-3b-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 113
[[35mlola[0m][I] fired transitions : 113
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 DLCflexbar-PT-3b-LTLFireability-11
[[35mlola[0m][I] time limit : 351 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for DLCflexbar-PT-3b-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 113
[[35mlola[0m][I] fired transitions : 113
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 DLCflexbar-PT-3b-LTLFireability-09
[[35mlola[0m][I] time limit : 390 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1/390 2/2000 DLCflexbar-PT-3b-LTLFireability-09 43865 m, 8773 m/sec, 47240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 6/390 9/2000 DLCflexbar-PT-3b-LTLFireability-09 176025 m, 26432 m/sec, 195642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 11/390 16/2000 DLCflexbar-PT-3b-LTLFireability-09 308584 m, 26511 m/sec, 344141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 16/390 24/2000 DLCflexbar-PT-3b-LTLFireability-09 440864 m, 26456 m/sec, 492215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 22/390 30/2000 DLCflexbar-PT-3b-LTLFireability-09 572523 m, 26331 m/sec, 639431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 27/390 37/2000 DLCflexbar-PT-3b-LTLFireability-09 705224 m, 26540 m/sec, 786497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 32/390 44/2000 DLCflexbar-PT-3b-LTLFireability-09 837403 m, 26435 m/sec, 935062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 37/390 51/2000 DLCflexbar-PT-3b-LTLFireability-09 969394 m, 26398 m/sec, 1082740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 42/390 58/2000 DLCflexbar-PT-3b-LTLFireability-09 1100021 m, 26125 m/sec, 1229601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 47/390 65/2000 DLCflexbar-PT-3b-LTLFireability-09 1232941 m, 26584 m/sec, 1377602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 52/390 72/2000 DLCflexbar-PT-3b-LTLFireability-09 1365253 m, 26462 m/sec, 1525515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 57/390 79/2000 DLCflexbar-PT-3b-LTLFireability-09 1496837 m, 26316 m/sec, 1673690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 62/390 86/2000 DLCflexbar-PT-3b-LTLFireability-09 1627655 m, 26163 m/sec, 1820690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 67/390 92/2000 DLCflexbar-PT-3b-LTLFireability-09 1758761 m, 26221 m/sec, 1966804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 72/390 99/2000 DLCflexbar-PT-3b-LTLFireability-09 1891244 m, 26496 m/sec, 2114451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 77/390 106/2000 DLCflexbar-PT-3b-LTLFireability-09 2022780 m, 26307 m/sec, 2262020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 82/390 113/2000 DLCflexbar-PT-3b-LTLFireability-09 2153604 m, 26164 m/sec, 2409185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 87/390 120/2000 DLCflexbar-PT-3b-LTLFireability-09 2285332 m, 26345 m/sec, 2556077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 92/390 127/2000 DLCflexbar-PT-3b-LTLFireability-09 2416578 m, 26249 m/sec, 2704300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 97/390 134/2000 DLCflexbar-PT-3b-LTLFireability-09 2548463 m, 26377 m/sec, 2851279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 102/390 141/2000 DLCflexbar-PT-3b-LTLFireability-09 2679966 m, 26300 m/sec, 2999539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 107/390 148/2000 DLCflexbar-PT-3b-LTLFireability-09 2811907 m, 26388 m/sec, 3147095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 112/390 154/2000 DLCflexbar-PT-3b-LTLFireability-09 2943945 m, 26407 m/sec, 3293581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 117/390 161/2000 DLCflexbar-PT-3b-LTLFireability-09 3076093 m, 26429 m/sec, 3442402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 122/390 168/2000 DLCflexbar-PT-3b-LTLFireability-09 3208292 m, 26439 m/sec, 3590655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 127/390 175/2000 DLCflexbar-PT-3b-LTLFireability-09 3338950 m, 26131 m/sec, 3738078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 132/390 182/2000 DLCflexbar-PT-3b-LTLFireability-09 3471980 m, 26606 m/sec, 3886308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 137/390 189/2000 DLCflexbar-PT-3b-LTLFireability-09 3603766 m, 26357 m/sec, 4033829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 142/390 196/2000 DLCflexbar-PT-3b-LTLFireability-09 3735313 m, 26309 m/sec, 4181832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 147/390 203/2000 DLCflexbar-PT-3b-LTLFireability-09 3866364 m, 26210 m/sec, 4329265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 152/390 210/2000 DLCflexbar-PT-3b-LTLFireability-09 3997308 m, 26188 m/sec, 4475671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 157/390 217/2000 DLCflexbar-PT-3b-LTLFireability-09 4128505 m, 26239 m/sec, 4622747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 162/390 223/2000 DLCflexbar-PT-3b-LTLFireability-09 4259517 m, 26202 m/sec, 4770215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 167/390 230/2000 DLCflexbar-PT-3b-LTLFireability-09 4390210 m, 26138 m/sec, 4917852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 172/390 237/2000 DLCflexbar-PT-3b-LTLFireability-09 4522587 m, 26475 m/sec, 5065046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 177/390 244/2000 DLCflexbar-PT-3b-LTLFireability-09 4653752 m, 26233 m/sec, 5213057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 182/390 251/2000 DLCflexbar-PT-3b-LTLFireability-09 4785030 m, 26255 m/sec, 5361453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 187/390 258/2000 DLCflexbar-PT-3b-LTLFireability-09 4915946 m, 26183 m/sec, 5508382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 192/390 265/2000 DLCflexbar-PT-3b-LTLFireability-09 5047655 m, 26341 m/sec, 5655043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 197/390 272/2000 DLCflexbar-PT-3b-LTLFireability-09 5178750 m, 26219 m/sec, 5801550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 202/390 279/2000 DLCflexbar-PT-3b-LTLFireability-09 5308957 m, 26041 m/sec, 5947895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 207/390 286/2000 DLCflexbar-PT-3b-LTLFireability-09 5439469 m, 26102 m/sec, 6094433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 212/390 293/2000 DLCflexbar-PT-3b-LTLFireability-09 5568497 m, 25805 m/sec, 6241222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 217/390 299/2000 DLCflexbar-PT-3b-LTLFireability-09 5697977 m, 25896 m/sec, 6387190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 222/390 306/2000 DLCflexbar-PT-3b-LTLFireability-09 5828800 m, 26164 m/sec, 6534495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 227/390 313/2000 DLCflexbar-PT-3b-LTLFireability-09 5959558 m, 26151 m/sec, 6681044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 232/390 320/2000 DLCflexbar-PT-3b-LTLFireability-09 6089339 m, 25956 m/sec, 6827488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 237/390 327/2000 DLCflexbar-PT-3b-LTLFireability-09 6218418 m, 25815 m/sec, 6973332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 242/390 334/2000 DLCflexbar-PT-3b-LTLFireability-09 6347069 m, 25730 m/sec, 7118811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 247/390 340/2000 DLCflexbar-PT-3b-LTLFireability-09 6474881 m, 25562 m/sec, 7264743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 252/390 347/2000 DLCflexbar-PT-3b-LTLFireability-09 6603436 m, 25711 m/sec, 7409611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 257/390 353/2000 DLCflexbar-PT-3b-LTLFireability-09 6733744 m, 26061 m/sec, 7555484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 262/390 360/2000 DLCflexbar-PT-3b-LTLFireability-09 6864129 m, 26077 m/sec, 7701705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 267/390 367/2000 DLCflexbar-PT-3b-LTLFireability-09 6994992 m, 26172 m/sec, 7848394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 272/390 374/2000 DLCflexbar-PT-3b-LTLFireability-09 7124884 m, 25978 m/sec, 7995448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 277/390 381/2000 DLCflexbar-PT-3b-LTLFireability-09 7256819 m, 26387 m/sec, 8141513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 282/390 388/2000 DLCflexbar-PT-3b-LTLFireability-09 7386759 m, 25988 m/sec, 8288235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 287/390 395/2000 DLCflexbar-PT-3b-LTLFireability-09 7516071 m, 25862 m/sec, 8434096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 292/390 401/2000 DLCflexbar-PT-3b-LTLFireability-09 7644819 m, 25749 m/sec, 8579393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 297/390 408/2000 DLCflexbar-PT-3b-LTLFireability-09 7774468 m, 25929 m/sec, 8725480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 302/390 415/2000 DLCflexbar-PT-3b-LTLFireability-09 7904987 m, 26103 m/sec, 8871390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 307/390 422/2000 DLCflexbar-PT-3b-LTLFireability-09 8034697 m, 25942 m/sec, 9016984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 312/390 429/2000 DLCflexbar-PT-3b-LTLFireability-09 8164720 m, 26004 m/sec, 9161861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 317/390 436/2000 DLCflexbar-PT-3b-LTLFireability-09 8294617 m, 25979 m/sec, 9308151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 322/390 443/2000 DLCflexbar-PT-3b-LTLFireability-09 8425491 m, 26174 m/sec, 9454721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 327/390 450/2000 DLCflexbar-PT-3b-LTLFireability-09 8554367 m, 25775 m/sec, 9601103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 332/390 457/2000 DLCflexbar-PT-3b-LTLFireability-09 8683328 m, 25792 m/sec, 9747374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 337/390 464/2000 DLCflexbar-PT-3b-LTLFireability-09 8812675 m, 25869 m/sec, 9891968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 342/390 470/2000 DLCflexbar-PT-3b-LTLFireability-09 8941929 m, 25850 m/sec, 10038172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 347/390 477/2000 DLCflexbar-PT-3b-LTLFireability-09 9072116 m, 26037 m/sec, 10184006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 352/390 484/2000 DLCflexbar-PT-3b-LTLFireability-09 9201860 m, 25948 m/sec, 10329445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 357/390 491/2000 DLCflexbar-PT-3b-LTLFireability-09 9330149 m, 25657 m/sec, 10474772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 362/390 498/2000 DLCflexbar-PT-3b-LTLFireability-09 9459233 m, 25816 m/sec, 10619220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 367/390 504/2000 DLCflexbar-PT-3b-LTLFireability-09 9589867 m, 26126 m/sec, 10764568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 372/390 511/2000 DLCflexbar-PT-3b-LTLFireability-09 9719444 m, 25915 m/sec, 10910898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 377/390 518/2000 DLCflexbar-PT-3b-LTLFireability-09 9848099 m, 25731 m/sec, 11057036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 382/390 524/2000 DLCflexbar-PT-3b-LTLFireability-09 9977126 m, 25805 m/sec, 11201589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 387/390 531/2000 DLCflexbar-PT-3b-LTLFireability-09 10105905 m, 25755 m/sec, 11346490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 40 (type EXCL) for DLCflexbar-PT-3b-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 DLCflexbar-PT-3b-LTLFireability-07
[[35mlola[0m][I] time limit : 389 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 DLCflexbar-PT-3b-LTLFireability-09
[[35mlola[0m][I] time limit : 3118 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for DLCflexbar-PT-3b-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 113
[[35mlola[0m][I] fired transitions : 113
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 40 (type EXCL) for DLCflexbar-PT-3b-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 DLCflexbar-PT-3b-LTLFireability-06
[[35mlola[0m][I] time limit : 444 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for DLCflexbar-PT-3b-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 138
[[35mlola[0m][I] fired transitions : 138
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 DLCflexbar-PT-3b-LTLFireability-05
[[35mlola[0m][I] time limit : 518 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 5/518 7/2000 DLCflexbar-PT-3b-LTLFireability-05 135893 m, 27178 m/sec, 150241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 10/518 14/2000 DLCflexbar-PT-3b-LTLFireability-05 269200 m, 26661 m/sec, 299405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 15/518 21/2000 DLCflexbar-PT-3b-LTLFireability-05 402615 m, 26683 m/sec, 448868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 20/518 29/2000 DLCflexbar-PT-3b-LTLFireability-05 535079 m, 26492 m/sec, 597971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 25/518 35/2000 DLCflexbar-PT-3b-LTLFireability-05 668188 m, 26621 m/sec, 746177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 30/518 42/2000 DLCflexbar-PT-3b-LTLFireability-05 801826 m, 26727 m/sec, 895301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 35/518 49/2000 DLCflexbar-PT-3b-LTLFireability-05 934891 m, 26613 m/sec, 1044348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 40/518 56/2000 DLCflexbar-PT-3b-LTLFireability-05 1067502 m, 26522 m/sec, 1193613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 594
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 45/518 63/2000 DLCflexbar-PT-3b-LTLFireability-05 1201627 m, 26825 m/sec, 1342339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 50/518 70/2000 DLCflexbar-PT-3b-LTLFireability-05 1334851 m, 26644 m/sec, 1492122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 55/518 77/2000 DLCflexbar-PT-3b-LTLFireability-05 1468014 m, 26632 m/sec, 1641475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 615
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 60/518 84/2000 DLCflexbar-PT-3b-LTLFireability-05 1600413 m, 26479 m/sec, 1790236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 65/518 91/2000 DLCflexbar-PT-3b-LTLFireability-05 1732051 m, 26327 m/sec, 1936954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 70/518 98/2000 DLCflexbar-PT-3b-LTLFireability-05 1863746 m, 26339 m/sec, 2083763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 636
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 75/518 105/2000 DLCflexbar-PT-3b-LTLFireability-05 1994500 m, 26150 m/sec, 2230974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 80/518 112/2000 DLCflexbar-PT-3b-LTLFireability-05 2125855 m, 26271 m/sec, 2378205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 650
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 85/518 118/2000 DLCflexbar-PT-3b-LTLFireability-05 2257325 m, 26294 m/sec, 2525322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 656
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 90/518 126/2000 DLCflexbar-PT-3b-LTLFireability-05 2389797 m, 26494 m/sec, 2673162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 664
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 95/518 132/2000 DLCflexbar-PT-3b-LTLFireability-05 2521259 m, 26292 m/sec, 2820395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 670
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 100/518 139/2000 DLCflexbar-PT-3b-LTLFireability-05 2652227 m, 26193 m/sec, 2967662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 105/518 146/2000 DLCflexbar-PT-3b-LTLFireability-05 2782317 m, 26018 m/sec, 3114123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 684
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 110/518 153/2000 DLCflexbar-PT-3b-LTLFireability-05 2913248 m, 26186 m/sec, 3259927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 691
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 115/518 160/2000 DLCflexbar-PT-3b-LTLFireability-05 3044290 m, 26208 m/sec, 3407210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 698
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 120/518 167/2000 DLCflexbar-PT-3b-LTLFireability-05 3175876 m, 26317 m/sec, 3554163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 705
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 125/518 173/2000 DLCflexbar-PT-3b-LTLFireability-05 3305804 m, 25985 m/sec, 3701067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 711
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 130/518 180/2000 DLCflexbar-PT-3b-LTLFireability-05 3437976 m, 26434 m/sec, 3847849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 718
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 135/518 187/2000 DLCflexbar-PT-3b-LTLFireability-05 3568751 m, 26155 m/sec, 3994689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 725
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 140/518 194/2000 DLCflexbar-PT-3b-LTLFireability-05 3699352 m, 26120 m/sec, 4141870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 732
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 145/518 201/2000 DLCflexbar-PT-3b-LTLFireability-05 3829651 m, 26059 m/sec, 4288103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 739
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 150/518 208/2000 DLCflexbar-PT-3b-LTLFireability-05 3959521 m, 25974 m/sec, 4433793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 746
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 155/518 215/2000 DLCflexbar-PT-3b-LTLFireability-05 4090858 m, 26267 m/sec, 4579923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 753
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 160/518 221/2000 DLCflexbar-PT-3b-LTLFireability-05 4220872 m, 26002 m/sec, 4726920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 759
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 165/518 228/2000 DLCflexbar-PT-3b-LTLFireability-05 4351006 m, 26026 m/sec, 4873540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 766
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 170/518 235/2000 DLCflexbar-PT-3b-LTLFireability-05 4481536 m, 26106 m/sec, 5019137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 773
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 175/518 242/2000 DLCflexbar-PT-3b-LTLFireability-05 4612733 m, 26239 m/sec, 5166342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 780
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 180/518 249/2000 DLCflexbar-PT-3b-LTLFireability-05 4743221 m, 26097 m/sec, 5314069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 787
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 185/518 256/2000 DLCflexbar-PT-3b-LTLFireability-05 4872922 m, 25940 m/sec, 5460424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 794
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 190/518 263/2000 DLCflexbar-PT-3b-LTLFireability-05 5003285 m, 26072 m/sec, 5605474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 801
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 195/518 270/2000 DLCflexbar-PT-3b-LTLFireability-05 5133944 m, 26131 m/sec, 5751451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 808
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 200/518 276/2000 DLCflexbar-PT-3b-LTLFireability-05 5264175 m, 26046 m/sec, 5897675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 814
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 205/518 283/2000 DLCflexbar-PT-3b-LTLFireability-05 5393930 m, 25951 m/sec, 6043636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 821
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 210/518 290/2000 DLCflexbar-PT-3b-LTLFireability-05 5523026 m, 25819 m/sec, 6189320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 828
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 215/518 297/2000 DLCflexbar-PT-3b-LTLFireability-05 5651809 m, 25756 m/sec, 6335083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 835
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 220/518 304/2000 DLCflexbar-PT-3b-LTLFireability-05 5781978 m, 26033 m/sec, 6480752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 842
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 225/518 311/2000 DLCflexbar-PT-3b-LTLFireability-05 5911908 m, 25986 m/sec, 6626726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 849
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 230/518 318/2000 DLCflexbar-PT-3b-LTLFireability-05 6042380 m, 26094 m/sec, 6774558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 856
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 235/518 325/2000 DLCflexbar-PT-3b-LTLFireability-05 6171989 m, 25921 m/sec, 6921363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 863
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 240/518 331/2000 DLCflexbar-PT-3b-LTLFireability-05 6302257 m, 26053 m/sec, 7067407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 869
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 245/518 338/2000 DLCflexbar-PT-3b-LTLFireability-05 6431376 m, 25823 m/sec, 7215132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 876
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 250/518 345/2000 DLCflexbar-PT-3b-LTLFireability-05 6560448 m, 25814 m/sec, 7361883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 883
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 255/518 351/2000 DLCflexbar-PT-3b-LTLFireability-05 6691090 m, 26128 m/sec, 7507656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 889
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 260/518 358/2000 DLCflexbar-PT-3b-LTLFireability-05 6823410 m, 26464 m/sec, 7655453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 896
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 265/518 365/2000 DLCflexbar-PT-3b-LTLFireability-05 6955071 m, 26332 m/sec, 7803498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 903
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 270/518 372/2000 DLCflexbar-PT-3b-LTLFireability-05 7086424 m, 26270 m/sec, 7951453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 910
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 275/518 379/2000 DLCflexbar-PT-3b-LTLFireability-05 7218589 m, 26433 m/sec, 8099059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 917
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 280/518 386/2000 DLCflexbar-PT-3b-LTLFireability-05 7349499 m, 26182 m/sec, 8246520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 924
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 285/518 393/2000 DLCflexbar-PT-3b-LTLFireability-05 7481006 m, 26301 m/sec, 8393685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 931
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 290/518 400/2000 DLCflexbar-PT-3b-LTLFireability-05 7611011 m, 26001 m/sec, 8540810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 938
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 295/518 407/2000 DLCflexbar-PT-3b-LTLFireability-05 7741482 m, 26094 m/sec, 8688205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 945
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 300/518 414/2000 DLCflexbar-PT-3b-LTLFireability-05 7872711 m, 26245 m/sec, 8835367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 952
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 305/518 421/2000 DLCflexbar-PT-3b-LTLFireability-05 8003425 m, 26142 m/sec, 8982064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 959
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 310/518 428/2000 DLCflexbar-PT-3b-LTLFireability-05 8134773 m, 26269 m/sec, 9128332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 966
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 315/518 434/2000 DLCflexbar-PT-3b-LTLFireability-05 8263358 m, 25717 m/sec, 9273230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 972
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 320/518 441/2000 DLCflexbar-PT-3b-LTLFireability-05 8379325 m, 23193 m/sec, 9403269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 979
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 325/518 443/2000 DLCflexbar-PT-3b-LTLFireability-05 8434748 m, 11084 m/sec, 9465805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 981
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-3b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-3b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276200028"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-3b.tgz
mv DLCflexbar-PT-3b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;