About the Execution of LoLA for DLCflexbar-PT-3b
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16207.535 | 1483775.00 | 1583409.00 | 4603.60 | TF??????TTFF??T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276200027.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCflexbar-PT-3b, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276200027
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.0M
-rw-r--r-- 1 mcc users 6.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 71K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:15 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 18:09 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 13:00 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 138K Apr 12 13:00 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.3K Apr 12 12:59 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 70K Apr 12 12:59 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 2.5M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-3b-LTLCardinality-00
FORMULA_NAME DLCflexbar-PT-3b-LTLCardinality-01
FORMULA_NAME DLCflexbar-PT-3b-LTLCardinality-02
FORMULA_NAME DLCflexbar-PT-3b-LTLCardinality-03
FORMULA_NAME DLCflexbar-PT-3b-LTLCardinality-04
FORMULA_NAME DLCflexbar-PT-3b-LTLCardinality-05
FORMULA_NAME DLCflexbar-PT-3b-LTLCardinality-06
FORMULA_NAME DLCflexbar-PT-3b-LTLCardinality-07
FORMULA_NAME DLCflexbar-PT-3b-LTLCardinality-08
FORMULA_NAME DLCflexbar-PT-3b-LTLCardinality-09
FORMULA_NAME DLCflexbar-PT-3b-LTLCardinality-10
FORMULA_NAME DLCflexbar-PT-3b-LTLCardinality-11
FORMULA_NAME DLCflexbar-PT-3b-LTLCardinality-12
FORMULA_NAME DLCflexbar-PT-3b-LTLCardinality-13
FORMULA_NAME DLCflexbar-PT-3b-LTLCardinality-14
FORMULA_NAME DLCflexbar-PT-3b-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717010317199
FORMULA DLCflexbar-PT-3b-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-3b-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-3b-LTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-3b-LTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-3b-LTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-3b-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-3b-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717011800974
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-01: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-11: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-01: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-11: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 DLCflexbar-PT-3b-LTLCardinality-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for DLCflexbar-PT-3b-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 43 (type CNST) for 42 DLCflexbar-PT-3b-LTLCardinality-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 DLCflexbar-PT-3b-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for DLCflexbar-PT-3b-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 43 (type CNST) for DLCflexbar-PT-3b-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-01: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-01: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 DLCflexbar-PT-3b-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for DLCflexbar-PT-3b-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DLCflexbar-PT-3b-LTLCardinality-00
[[35mlola[0m][I] time limit : 235 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EQUN) for 33 DLCflexbar-PT-3b-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EQUN) for 3 DLCflexbar-PT-3b-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for DLCflexbar-PT-3b-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 33 DLCflexbar-PT-3b-LTLCardinality-11
[[35mlola[0m][I] time limit : 278 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for DLCflexbar-PT-3b-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 322
[[35mlola[0m][I] fired transitions : 322
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 54 (type EQUN) for DLCflexbar-PT-3b-LTLCardinality-11 (obsolete)
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 3 DLCflexbar-PT-3b-LTLCardinality-01
[[35mlola[0m][I] time limit : 305 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for DLCflexbar-PT-3b-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 322
[[35mlola[0m][I] fired transitions : 322
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 57 (type EQUN) for DLCflexbar-PT-3b-LTLCardinality-01 (obsolete)
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 DLCflexbar-PT-3b-LTLCardinality-15
[[35mlola[0m][I] time limit : 339 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EQUN) for DLCflexbar-PT-3b-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 54 (type EQUN) for DLCflexbar-PT-3b-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 3/339 1/2000 DLCflexbar-PT-3b-LTLCardinality-15 2362 m, 472 m/sec, 5892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for DLCflexbar-PT-3b-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3022
[[35mlola[0m][I] fired transitions : 6901
[[35mlola[0m][I] time used : 6
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 DLCflexbar-PT-3b-LTLCardinality-13
[[35mlola[0m][I] time limit : 380 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for DLCflexbar-PT-3b-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 113
[[35mlola[0m][I] fired transitions : 113
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 DLCflexbar-PT-3b-LTLCardinality-12
[[35mlola[0m][I] time limit : 434 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 1/434 1/2000 DLCflexbar-PT-3b-LTLCardinality-12 12799 m, 2559 m/sec, 21137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 6/434 4/2000 DLCflexbar-PT-3b-LTLCardinality-12 96275 m, 16695 m/sec, 181023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 11/434 6/2000 DLCflexbar-PT-3b-LTLCardinality-12 178448 m, 16434 m/sec, 341260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 16/434 7/2000 DLCflexbar-PT-3b-LTLCardinality-12 257464 m, 15803 m/sec, 495699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 21/434 7/2000 DLCflexbar-PT-3b-LTLCardinality-12 333551 m, 15217 m/sec, 644313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 26/434 8/2000 DLCflexbar-PT-3b-LTLCardinality-12 406488 m, 14587 m/sec, 785778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 31/434 9/2000 DLCflexbar-PT-3b-LTLCardinality-12 480957 m, 14893 m/sec, 928931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 36/434 12/2000 DLCflexbar-PT-3b-LTLCardinality-12 566692 m, 17147 m/sec, 1093101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 41/434 15/2000 DLCflexbar-PT-3b-LTLCardinality-12 656550 m, 17971 m/sec, 1263775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 46/434 19/2000 DLCflexbar-PT-3b-LTLCardinality-12 745377 m, 17765 m/sec, 1427898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 51/434 23/2000 DLCflexbar-PT-3b-LTLCardinality-12 839510 m, 18826 m/sec, 1593412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 56/434 26/2000 DLCflexbar-PT-3b-LTLCardinality-12 931546 m, 18407 m/sec, 1762732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 61/434 30/2000 DLCflexbar-PT-3b-LTLCardinality-12 1019101 m, 17511 m/sec, 1931952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 66/434 32/2000 DLCflexbar-PT-3b-LTLCardinality-12 1101523 m, 16484 m/sec, 2092510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 71/434 34/2000 DLCflexbar-PT-3b-LTLCardinality-12 1181928 m, 16081 m/sec, 2251533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 76/434 36/2000 DLCflexbar-PT-3b-LTLCardinality-12 1269505 m, 17515 m/sec, 2422196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 81/434 39/2000 DLCflexbar-PT-3b-LTLCardinality-12 1355329 m, 17164 m/sec, 2593787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 86/434 41/2000 DLCflexbar-PT-3b-LTLCardinality-12 1442640 m, 17462 m/sec, 2762306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 91/434 44/2000 DLCflexbar-PT-3b-LTLCardinality-12 1522988 m, 16069 m/sec, 2924351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 96/434 46/2000 DLCflexbar-PT-3b-LTLCardinality-12 1602859 m, 15974 m/sec, 3078210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 101/434 49/2000 DLCflexbar-PT-3b-LTLCardinality-12 1679084 m, 15245 m/sec, 3230864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 106/434 51/2000 DLCflexbar-PT-3b-LTLCardinality-12 1755152 m, 15213 m/sec, 3381575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 111/434 53/2000 DLCflexbar-PT-3b-LTLCardinality-12 1831498 m, 15269 m/sec, 3529854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 116/434 54/2000 DLCflexbar-PT-3b-LTLCardinality-12 1906267 m, 14953 m/sec, 3675758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 121/434 56/2000 DLCflexbar-PT-3b-LTLCardinality-12 1980301 m, 14806 m/sec, 3821235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 126/434 57/2000 DLCflexbar-PT-3b-LTLCardinality-12 2051830 m, 14305 m/sec, 3961872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 131/434 58/2000 DLCflexbar-PT-3b-LTLCardinality-12 2121233 m, 13880 m/sec, 4100494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 136/434 60/2000 DLCflexbar-PT-3b-LTLCardinality-12 2195800 m, 14913 m/sec, 4245280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 141/434 61/2000 DLCflexbar-PT-3b-LTLCardinality-12 2267222 m, 14284 m/sec, 4386076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 146/434 62/2000 DLCflexbar-PT-3b-LTLCardinality-12 2337556 m, 14066 m/sec, 4523182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 151/434 63/2000 DLCflexbar-PT-3b-LTLCardinality-12 2405518 m, 13592 m/sec, 4656565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 156/434 63/2000 DLCflexbar-PT-3b-LTLCardinality-12 2470969 m, 13090 m/sec, 4784781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 161/434 64/2000 DLCflexbar-PT-3b-LTLCardinality-12 2533774 m, 12561 m/sec, 4908341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 166/434 65/2000 DLCflexbar-PT-3b-LTLCardinality-12 2594249 m, 12095 m/sec, 5027249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 171/434 65/2000 DLCflexbar-PT-3b-LTLCardinality-12 2653815 m, 11913 m/sec, 5142379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 176/434 67/2000 DLCflexbar-PT-3b-LTLCardinality-12 2728550 m, 14947 m/sec, 5288348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 181/434 72/2000 DLCflexbar-PT-3b-LTLCardinality-12 2814473 m, 17184 m/sec, 5455312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 186/434 77/2000 DLCflexbar-PT-3b-LTLCardinality-12 2902826 m, 17670 m/sec, 5626717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 191/434 81/2000 DLCflexbar-PT-3b-LTLCardinality-12 2987677 m, 16970 m/sec, 5787682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 196/434 86/2000 DLCflexbar-PT-3b-LTLCardinality-12 3075021 m, 17468 m/sec, 5952684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 201/434 87/2000 DLCflexbar-PT-3b-LTLCardinality-12 3158042 m, 16604 m/sec, 6115770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 206/434 90/2000 DLCflexbar-PT-3b-LTLCardinality-12 3243461 m, 17083 m/sec, 6281167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 211/434 95/2000 DLCflexbar-PT-3b-LTLCardinality-12 3331962 m, 17700 m/sec, 6453487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 216/434 101/2000 DLCflexbar-PT-3b-LTLCardinality-12 3418390 m, 17285 m/sec, 6620748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 221/434 106/2000 DLCflexbar-PT-3b-LTLCardinality-12 3501270 m, 16576 m/sec, 6778218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 226/434 109/2000 DLCflexbar-PT-3b-LTLCardinality-12 3592387 m, 18223 m/sec, 6942534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 231/434 113/2000 DLCflexbar-PT-3b-LTLCardinality-12 3686771 m, 18876 m/sec, 7115079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 236/434 116/2000 DLCflexbar-PT-3b-LTLCardinality-12 3780735 m, 18792 m/sec, 7287134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 241/434 118/2000 DLCflexbar-PT-3b-LTLCardinality-12 3871274 m, 18107 m/sec, 7456722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 246/434 120/2000 DLCflexbar-PT-3b-LTLCardinality-12 3961130 m, 17971 m/sec, 7625352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 251/434 121/2000 DLCflexbar-PT-3b-LTLCardinality-12 4048922 m, 17558 m/sec, 7791782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 256/434 123/2000 DLCflexbar-PT-3b-LTLCardinality-12 4138002 m, 17816 m/sec, 7959682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 261/434 125/2000 DLCflexbar-PT-3b-LTLCardinality-12 4226150 m, 17629 m/sec, 8125971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 266/434 127/2000 DLCflexbar-PT-3b-LTLCardinality-12 4315272 m, 17824 m/sec, 8293401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 271/434 128/2000 DLCflexbar-PT-3b-LTLCardinality-12 4403556 m, 17656 m/sec, 8460683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 276/434 131/2000 DLCflexbar-PT-3b-LTLCardinality-12 4492800 m, 17848 m/sec, 8628304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 281/434 133/2000 DLCflexbar-PT-3b-LTLCardinality-12 4581715 m, 17783 m/sec, 8795880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 286/434 136/2000 DLCflexbar-PT-3b-LTLCardinality-12 4670820 m, 17821 m/sec, 8963792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 291/434 138/2000 DLCflexbar-PT-3b-LTLCardinality-12 4758908 m, 17617 m/sec, 9129286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 296/434 140/2000 DLCflexbar-PT-3b-LTLCardinality-12 4848147 m, 17847 m/sec, 9294939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 301/434 141/2000 DLCflexbar-PT-3b-LTLCardinality-12 4935981 m, 17566 m/sec, 9460498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 306/434 143/2000 DLCflexbar-PT-3b-LTLCardinality-12 5022396 m, 17283 m/sec, 9624873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 311/434 145/2000 DLCflexbar-PT-3b-LTLCardinality-12 5109579 m, 17436 m/sec, 9791538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 316/434 148/2000 DLCflexbar-PT-3b-LTLCardinality-12 5196469 m, 17378 m/sec, 9958795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 321/434 150/2000 DLCflexbar-PT-3b-LTLCardinality-12 5282382 m, 17182 m/sec, 10124564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 326/434 153/2000 DLCflexbar-PT-3b-LTLCardinality-12 5371473 m, 17818 m/sec, 10291278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 331/434 155/2000 DLCflexbar-PT-3b-LTLCardinality-12 5458985 m, 17502 m/sec, 10456232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 336/434 157/2000 DLCflexbar-PT-3b-LTLCardinality-12 5545819 m, 17366 m/sec, 10621312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 341/434 159/2000 DLCflexbar-PT-3b-LTLCardinality-12 5632099 m, 17256 m/sec, 10784637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 346/434 162/2000 DLCflexbar-PT-3b-LTLCardinality-12 5719567 m, 17493 m/sec, 10952523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 351/434 164/2000 DLCflexbar-PT-3b-LTLCardinality-12 5804110 m, 16908 m/sec, 11118383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 356/434 166/2000 DLCflexbar-PT-3b-LTLCardinality-12 5889011 m, 16980 m/sec, 11284344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 361/434 168/2000 DLCflexbar-PT-3b-LTLCardinality-12 5974761 m, 17150 m/sec, 11447838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 366/434 169/2000 DLCflexbar-PT-3b-LTLCardinality-12 6061505 m, 17348 m/sec, 11612089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 371/434 171/2000 DLCflexbar-PT-3b-LTLCardinality-12 6146502 m, 16999 m/sec, 11777204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 376/434 173/2000 DLCflexbar-PT-3b-LTLCardinality-12 6230703 m, 16840 m/sec, 11940783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 381/434 175/2000 DLCflexbar-PT-3b-LTLCardinality-12 6318164 m, 17492 m/sec, 12108436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 386/434 178/2000 DLCflexbar-PT-3b-LTLCardinality-12 6405176 m, 17402 m/sec, 12272120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 391/434 180/2000 DLCflexbar-PT-3b-LTLCardinality-12 6493274 m, 17619 m/sec, 12437420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 396/434 183/2000 DLCflexbar-PT-3b-LTLCardinality-12 6582136 m, 17772 m/sec, 12603476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 401/434 186/2000 DLCflexbar-PT-3b-LTLCardinality-12 6671189 m, 17810 m/sec, 12768335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 406/434 188/2000 DLCflexbar-PT-3b-LTLCardinality-12 6757618 m, 17285 m/sec, 12930627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 411/434 190/2000 DLCflexbar-PT-3b-LTLCardinality-12 6847036 m, 17883 m/sec, 13097573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 416/434 193/2000 DLCflexbar-PT-3b-LTLCardinality-12 6935957 m, 17784 m/sec, 13266748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 421/434 196/2000 DLCflexbar-PT-3b-LTLCardinality-12 7026204 m, 18049 m/sec, 13437634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 426/434 199/2000 DLCflexbar-PT-3b-LTLCardinality-12 7115986 m, 17956 m/sec, 13604776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 431/434 202/2000 DLCflexbar-PT-3b-LTLCardinality-12 7206774 m, 18157 m/sec, 13773770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 37 (type EXCL) for DLCflexbar-PT-3b-LTLCardinality-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 DLCflexbar-PT-3b-LTLCardinality-07
[[35mlola[0m][I] time limit : 434 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 DLCflexbar-PT-3b-LTLCardinality-12
[[35mlola[0m][I] time limit : 2605 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for DLCflexbar-PT-3b-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 114
[[35mlola[0m][I] fired transitions : 115
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 5/434 4/5 DLCflexbar-PT-3b-LTLCardinality-12 92033 m, -1422948 m/sec, 172998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 37 (type EXCL) for DLCflexbar-PT-3b-LTLCardinality-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 DLCflexbar-PT-3b-LTLCardinality-06
[[35mlola[0m][I] time limit : 519 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for DLCflexbar-PT-3b-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 DLCflexbar-PT-3b-LTLCardinality-05
[[35mlola[0m][I] time limit : 648 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 5/648 7/2000 DLCflexbar-PT-3b-LTLCardinality-05 136346 m, 27269 m/sec, 150755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 10/648 14/2000 DLCflexbar-PT-3b-LTLCardinality-05 270164 m, 26763 m/sec, 300405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 15/648 22/2000 DLCflexbar-PT-3b-LTLCardinality-05 403446 m, 26656 m/sec, 449859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 20/648 29/2000 DLCflexbar-PT-3b-LTLCardinality-05 536318 m, 26574 m/sec, 599300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 25/648 35/2000 DLCflexbar-PT-3b-LTLCardinality-05 669816 m, 26699 m/sec, 747865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 30/648 42/2000 DLCflexbar-PT-3b-LTLCardinality-05 803427 m, 26722 m/sec, 897245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 35/648 49/2000 DLCflexbar-PT-3b-LTLCardinality-05 936980 m, 26710 m/sec, 1046515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 40/648 56/2000 DLCflexbar-PT-3b-LTLCardinality-05 1069103 m, 26424 m/sec, 1195365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 45/648 63/2000 DLCflexbar-PT-3b-LTLCardinality-05 1202927 m, 26764 m/sec, 1343787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 50/648 70/2000 DLCflexbar-PT-3b-LTLCardinality-05 1335849 m, 26584 m/sec, 1493252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 55/648 77/2000 DLCflexbar-PT-3b-LTLCardinality-05 1468503 m, 26530 m/sec, 1641986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 60/648 84/2000 DLCflexbar-PT-3b-LTLCardinality-05 1599648 m, 26229 m/sec, 1789363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 65/648 91/2000 DLCflexbar-PT-3b-LTLCardinality-05 1731143 m, 26299 m/sec, 1936000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 70/648 98/2000 DLCflexbar-PT-3b-LTLCardinality-05 1862491 m, 26269 m/sec, 2082351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 75/648 105/2000 DLCflexbar-PT-3b-LTLCardinality-05 1993296 m, 26161 m/sec, 2229712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 80/648 112/2000 DLCflexbar-PT-3b-LTLCardinality-05 2125162 m, 26373 m/sec, 2377407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 85/648 118/2000 DLCflexbar-PT-3b-LTLCardinality-05 2256354 m, 26238 m/sec, 2524262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 90/648 125/2000 DLCflexbar-PT-3b-LTLCardinality-05 2388889 m, 26507 m/sec, 2672119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 95/648 132/2000 DLCflexbar-PT-3b-LTLCardinality-05 2520041 m, 26230 m/sec, 2819115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 100/648 139/2000 DLCflexbar-PT-3b-LTLCardinality-05 2651339 m, 26259 m/sec, 2966657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 105/648 146/2000 DLCflexbar-PT-3b-LTLCardinality-05 2783028 m, 26337 m/sec, 3114877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 110/648 153/2000 DLCflexbar-PT-3b-LTLCardinality-05 2914899 m, 26374 m/sec, 3261699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 115/648 160/2000 DLCflexbar-PT-3b-LTLCardinality-05 3046955 m, 26411 m/sec, 3410181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 120/648 167/2000 DLCflexbar-PT-3b-LTLCardinality-05 3179302 m, 26469 m/sec, 3557937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 125/648 174/2000 DLCflexbar-PT-3b-LTLCardinality-05 3309807 m, 26101 m/sec, 3705452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 130/648 181/2000 DLCflexbar-PT-3b-LTLCardinality-05 3442857 m, 26610 m/sec, 3853258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 135/648 188/2000 DLCflexbar-PT-3b-LTLCardinality-05 3573875 m, 26203 m/sec, 4000600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 140/648 195/2000 DLCflexbar-PT-3b-LTLCardinality-05 3704798 m, 26184 m/sec, 4148181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 145/648 202/2000 DLCflexbar-PT-3b-LTLCardinality-05 3836120 m, 26264 m/sec, 4295507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 150/648 208/2000 DLCflexbar-PT-3b-LTLCardinality-05 3967018 m, 26179 m/sec, 4442021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 155/648 215/2000 DLCflexbar-PT-3b-LTLCardinality-05 4098859 m, 26368 m/sec, 4589361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 160/648 222/2000 DLCflexbar-PT-3b-LTLCardinality-05 4229617 m, 26151 m/sec, 4736203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 165/648 229/2000 DLCflexbar-PT-3b-LTLCardinality-05 4360507 m, 26178 m/sec, 4883555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 170/648 236/2000 DLCflexbar-PT-3b-LTLCardinality-05 4491424 m, 26183 m/sec, 5030481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 175/648 242/2000 DLCflexbar-PT-3b-LTLCardinality-05 4623054 m, 26326 m/sec, 5177908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 180/648 249/2000 DLCflexbar-PT-3b-LTLCardinality-05 4753775 m, 26144 m/sec, 5325520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 185/648 256/2000 DLCflexbar-PT-3b-LTLCardinality-05 4884561 m, 26157 m/sec, 5473371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 190/648 263/2000 DLCflexbar-PT-3b-LTLCardinality-05 5016209 m, 26329 m/sec, 5620055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 195/648 270/2000 DLCflexbar-PT-3b-LTLCardinality-05 5147402 m, 26238 m/sec, 5766668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 200/648 277/2000 DLCflexbar-PT-3b-LTLCardinality-05 5278484 m, 26216 m/sec, 5913621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 205/648 284/2000 DLCflexbar-PT-3b-LTLCardinality-05 5408651 m, 26033 m/sec, 6060172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 210/648 291/2000 DLCflexbar-PT-3b-LTLCardinality-05 5538755 m, 26020 m/sec, 6207024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 215/648 298/2000 DLCflexbar-PT-3b-LTLCardinality-05 5668298 m, 25908 m/sec, 6353382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 220/648 305/2000 DLCflexbar-PT-3b-LTLCardinality-05 5798230 m, 25986 m/sec, 6500356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 225/648 312/2000 DLCflexbar-PT-3b-LTLCardinality-05 5928419 m, 26037 m/sec, 6646387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 230/648 319/2000 DLCflexbar-PT-3b-LTLCardinality-05 6058654 m, 26047 m/sec, 6792710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 235/648 325/2000 DLCflexbar-PT-3b-LTLCardinality-05 6187398 m, 25748 m/sec, 6938697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 240/648 332/2000 DLCflexbar-PT-3b-LTLCardinality-05 6316820 m, 25884 m/sec, 7084041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 245/648 339/2000 DLCflexbar-PT-3b-LTLCardinality-05 6444911 m, 25618 m/sec, 7230272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 250/648 345/2000 DLCflexbar-PT-3b-LTLCardinality-05 6572781 m, 25574 m/sec, 7375465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 255/648 352/2000 DLCflexbar-PT-3b-LTLCardinality-05 6702133 m, 25870 m/sec, 7520007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 260/648 359/2000 DLCflexbar-PT-3b-LTLCardinality-05 6833708 m, 26315 m/sec, 7666989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 265/648 366/2000 DLCflexbar-PT-3b-LTLCardinality-05 6963956 m, 26049 m/sec, 7813826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 270/648 373/2000 DLCflexbar-PT-3b-LTLCardinality-05 7094244 m, 26057 m/sec, 7960651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 275/648 379/2000 DLCflexbar-PT-3b-LTLCardinality-05 7225635 m, 26278 m/sec, 8107100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 280/648 386/2000 DLCflexbar-PT-3b-LTLCardinality-05 7355479 m, 25968 m/sec, 8253501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 285/648 393/2000 DLCflexbar-PT-3b-LTLCardinality-05 7485545 m, 26013 m/sec, 8398653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 290/648 400/2000 DLCflexbar-PT-3b-LTLCardinality-05 7613852 m, 25661 m/sec, 8544066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 605
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 295/648 407/2000 DLCflexbar-PT-3b-LTLCardinality-05 7742930 m, 25815 m/sec, 8689822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 300/648 414/2000 DLCflexbar-PT-3b-LTLCardinality-05 7872916 m, 25997 m/sec, 8835580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 619
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 305/648 421/2000 DLCflexbar-PT-3b-LTLCardinality-05 8002592 m, 25935 m/sec, 8981128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 626
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 310/648 427/2000 DLCflexbar-PT-3b-LTLCardinality-05 8132514 m, 25984 m/sec, 9125897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 632
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 315/648 434/2000 DLCflexbar-PT-3b-LTLCardinality-05 8262330 m, 25963 m/sec, 9272030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 639
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 320/648 441/2000 DLCflexbar-PT-3b-LTLCardinality-05 8392661 m, 26066 m/sec, 9417995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 646
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 325/648 448/2000 DLCflexbar-PT-3b-LTLCardinality-05 8522215 m, 25910 m/sec, 9564496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 330/648 455/2000 DLCflexbar-PT-3b-LTLCardinality-05 8641233 m, 23803 m/sec, 9699743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 660
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 335/648 461/2000 DLCflexbar-PT-3b-LTLCardinality-05 8769066 m, 25566 m/sec, 9843609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 666
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 340/648 468/2000 DLCflexbar-PT-3b-LTLCardinality-05 8897217 m, 25630 m/sec, 9988440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 673
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 345/648 475/2000 DLCflexbar-PT-3b-LTLCardinality-05 9026544 m, 25865 m/sec, 10131786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 680
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 350/648 482/2000 DLCflexbar-PT-3b-LTLCardinality-05 9154431 m, 25577 m/sec, 10276721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 687
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 355/648 489/2000 DLCflexbar-PT-3b-LTLCardinality-05 9282416 m, 25597 m/sec, 10420861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 694
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 360/648 495/2000 DLCflexbar-PT-3b-LTLCardinality-05 9408456 m, 25208 m/sec, 10562344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 700
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 365/648 502/2000 DLCflexbar-PT-3b-LTLCardinality-05 9535604 m, 25429 m/sec, 10703999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 707
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 370/648 508/2000 DLCflexbar-PT-3b-LTLCardinality-05 9663060 m, 25491 m/sec, 10848473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 713
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 375/648 515/2000 DLCflexbar-PT-3b-LTLCardinality-05 9791353 m, 25658 m/sec, 10992381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 720
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 380/648 521/2000 DLCflexbar-PT-3b-LTLCardinality-05 9918143 m, 25358 m/sec, 11135195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 726
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 385/648 528/2000 DLCflexbar-PT-3b-LTLCardinality-05 10044637 m, 25298 m/sec, 11277946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 733
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 390/648 534/2000 DLCflexbar-PT-3b-LTLCardinality-05 10170478 m, 25168 m/sec, 11421179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 739
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 396/648 541/2000 DLCflexbar-PT-3b-LTLCardinality-05 10296618 m, 25228 m/sec, 11564139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 746
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 401/648 548/2000 DLCflexbar-PT-3b-LTLCardinality-05 10424009 m, 25478 m/sec, 11706682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 753
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 406/648 554/2000 DLCflexbar-PT-3b-LTLCardinality-05 10551207 m, 25439 m/sec, 11848524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 759
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 411/648 561/2000 DLCflexbar-PT-3b-LTLCardinality-05 10678509 m, 25460 m/sec, 11991979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 766
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 416/648 568/2000 DLCflexbar-PT-3b-LTLCardinality-05 10806669 m, 25632 m/sec, 12135392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 773
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 421/648 574/2000 DLCflexbar-PT-3b-LTLCardinality-05 10929905 m, 24647 m/sec, 12275032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 779
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 426/648 581/2000 DLCflexbar-PT-3b-LTLCardinality-05 11057446 m, 25508 m/sec, 12418550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 786
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 431/648 588/2000 DLCflexbar-PT-3b-LTLCardinality-05 11184873 m, 25485 m/sec, 12562005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 793
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 436/648 595/2000 DLCflexbar-PT-3b-LTLCardinality-05 11311986 m, 25422 m/sec, 12706148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 800
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 441/648 601/2000 DLCflexbar-PT-3b-LTLCardinality-05 11437259 m, 25054 m/sec, 12846843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 806
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 446/648 607/2000 DLCflexbar-PT-3b-LTLCardinality-05 11559410 m, 24430 m/sec, 12983018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 812
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 451/648 614/2000 DLCflexbar-PT-3b-LTLCardinality-05 11685637 m, 25245 m/sec, 13124509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 819
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 456/648 621/2000 DLCflexbar-PT-3b-LTLCardinality-05 11815120 m, 25896 m/sec, 13270343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 826
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 461/648 627/2000 DLCflexbar-PT-3b-LTLCardinality-05 11943828 m, 25741 m/sec, 13416029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 832
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 466/648 634/2000 DLCflexbar-PT-3b-LTLCardinality-05 12071742 m, 25582 m/sec, 13559934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 839
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 471/648 639/2000 DLCflexbar-PT-3b-LTLCardinality-05 12181651 m, 21981 m/sec, 13683812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 844
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-01: F false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-10: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-11: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-3b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-3b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-3b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 476/648 644/2000 DLCflexbar-PT-3b-LTLCardinality-05 12284062 m, 20482 m/sec, 13800193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 849
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 404 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-3b"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-3b, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276200027"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-3b.tgz
mv DLCflexbar-PT-3b execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;