About the Execution of LoLA for DLCflexbar-PT-2b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 1095897.00 | 0.00 | 0.00 | T????F???TT?FF?? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276200011.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCflexbar-PT-2b, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276200011
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.9M
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 79K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 22 14:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 12:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 140K Apr 12 12:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Apr 12 12:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 56K Apr 12 12:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.5M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-2b-LTLCardinality-00
FORMULA_NAME DLCflexbar-PT-2b-LTLCardinality-01
FORMULA_NAME DLCflexbar-PT-2b-LTLCardinality-02
FORMULA_NAME DLCflexbar-PT-2b-LTLCardinality-03
FORMULA_NAME DLCflexbar-PT-2b-LTLCardinality-04
FORMULA_NAME DLCflexbar-PT-2b-LTLCardinality-05
FORMULA_NAME DLCflexbar-PT-2b-LTLCardinality-06
FORMULA_NAME DLCflexbar-PT-2b-LTLCardinality-07
FORMULA_NAME DLCflexbar-PT-2b-LTLCardinality-08
FORMULA_NAME DLCflexbar-PT-2b-LTLCardinality-09
FORMULA_NAME DLCflexbar-PT-2b-LTLCardinality-10
FORMULA_NAME DLCflexbar-PT-2b-LTLCardinality-11
FORMULA_NAME DLCflexbar-PT-2b-LTLCardinality-12
FORMULA_NAME DLCflexbar-PT-2b-LTLCardinality-13
FORMULA_NAME DLCflexbar-PT-2b-LTLCardinality-14
FORMULA_NAME DLCflexbar-PT-2b-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717004774968
FORMULA DLCflexbar-PT-2b-LTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-2b-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-2b-LTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-2b-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-2b-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-2b-LTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717005870865
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 DLCflexbar-PT-2b-LTLCardinality-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 44 (type CNST) for 43 DLCflexbar-PT-2b-LTLCardinality-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for DLCflexbar-PT-2b-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 44 (type CNST) for DLCflexbar-PT-2b-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 DLCflexbar-PT-2b-LTLCardinality-09
[[35mlola[0m][I] time limit : 186 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 36 DLCflexbar-PT-2b-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for DLCflexbar-PT-2b-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 36 DLCflexbar-PT-2b-LTLCardinality-12
[[35mlola[0m][I] time limit : 197 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for DLCflexbar-PT-2b-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 56 (type EQUN) for DLCflexbar-PT-2b-LTLCardinality-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 DLCflexbar-PT-2b-LTLCardinality-05
[[35mlola[0m][I] time limit : 226 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for DLCflexbar-PT-2b-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 174
[[35mlola[0m][I] fired transitions : 175
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DLCflexbar-PT-2b-LTLCardinality-00
[[35mlola[0m][I] time limit : 243 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for DLCflexbar-PT-2b-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for DLCflexbar-PT-2b-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 DLCflexbar-PT-2b-LTLCardinality-02
[[35mlola[0m][I] time limit : 316 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for DLCflexbar-PT-2b-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 139
[[35mlola[0m][I] fired transitions : 139
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 DLCflexbar-PT-2b-LTLCardinality-07
[[35mlola[0m][I] time limit : 351 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for DLCflexbar-PT-2b-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 140
[[35mlola[0m][I] fired transitions : 141
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 DLCflexbar-PT-2b-LTLCardinality-04
[[35mlola[0m][I] time limit : 394 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for DLCflexbar-PT-2b-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 140
[[35mlola[0m][I] fired transitions : 140
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 DLCflexbar-PT-2b-LTLCardinality-03
[[35mlola[0m][I] time limit : 451 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for DLCflexbar-PT-2b-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 DLCflexbar-PT-2b-LTLCardinality-08
[[35mlola[0m][I] time limit : 526 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 2/526 3/2000 DLCflexbar-PT-2b-LTLCardinality-08 80711 m, 16142 m/sec, 85771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 7/526 10/2000 DLCflexbar-PT-2b-LTLCardinality-08 294886 m, 42835 m/sec, 312701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 12/526 17/2000 DLCflexbar-PT-2b-LTLCardinality-08 507464 m, 42515 m/sec, 538045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 17/526 24/2000 DLCflexbar-PT-2b-LTLCardinality-08 715532 m, 41613 m/sec, 759193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 22/526 31/2000 DLCflexbar-PT-2b-LTLCardinality-08 918761 m, 40645 m/sec, 974322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 27/526 38/2000 DLCflexbar-PT-2b-LTLCardinality-08 1129489 m, 42145 m/sec, 1198172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 32/526 45/2000 DLCflexbar-PT-2b-LTLCardinality-08 1329980 m, 40098 m/sec, 1410904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 37/526 51/2000 DLCflexbar-PT-2b-LTLCardinality-08 1539258 m, 41855 m/sec, 1633290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 42/526 58/2000 DLCflexbar-PT-2b-LTLCardinality-08 1748503 m, 41849 m/sec, 1855529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 47/526 65/2000 DLCflexbar-PT-2b-LTLCardinality-08 1952951 m, 40889 m/sec, 2072002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 52/526 72/2000 DLCflexbar-PT-2b-LTLCardinality-08 2162772 m, 41964 m/sec, 2294293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 57/526 79/2000 DLCflexbar-PT-2b-LTLCardinality-08 2372244 m, 41894 m/sec, 2516946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 62/526 86/2000 DLCflexbar-PT-2b-LTLCardinality-08 2581294 m, 41810 m/sec, 2738623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 67/526 93/2000 DLCflexbar-PT-2b-LTLCardinality-08 2791408 m, 42022 m/sec, 2962391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 72/526 100/2000 DLCflexbar-PT-2b-LTLCardinality-08 2998366 m, 41391 m/sec, 3182675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 77/526 107/2000 DLCflexbar-PT-2b-LTLCardinality-08 3207441 m, 41815 m/sec, 3404316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 82/526 113/2000 DLCflexbar-PT-2b-LTLCardinality-08 3415694 m, 41650 m/sec, 3625476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 87/526 120/2000 DLCflexbar-PT-2b-LTLCardinality-08 3624448 m, 41750 m/sec, 3847162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 92/526 127/2000 DLCflexbar-PT-2b-LTLCardinality-08 3832928 m, 41696 m/sec, 4068333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 97/526 134/2000 DLCflexbar-PT-2b-LTLCardinality-08 4042327 m, 41879 m/sec, 4290729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 102/526 141/2000 DLCflexbar-PT-2b-LTLCardinality-08 4249443 m, 41423 m/sec, 4510688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 107/526 148/2000 DLCflexbar-PT-2b-LTLCardinality-08 4458564 m, 41824 m/sec, 4733014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 112/526 155/2000 DLCflexbar-PT-2b-LTLCardinality-08 4669545 m, 42196 m/sec, 4957174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 117/526 162/2000 DLCflexbar-PT-2b-LTLCardinality-08 4883626 m, 42816 m/sec, 5184127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 122/526 169/2000 DLCflexbar-PT-2b-LTLCardinality-08 5095952 m, 42465 m/sec, 5410087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 127/526 176/2000 DLCflexbar-PT-2b-LTLCardinality-08 5309266 m, 42662 m/sec, 5636210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 132/526 183/2000 DLCflexbar-PT-2b-LTLCardinality-08 5526473 m, 43441 m/sec, 5866333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 137/526 190/2000 DLCflexbar-PT-2b-LTLCardinality-08 5743183 m, 43342 m/sec, 6096286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 142/526 197/2000 DLCflexbar-PT-2b-LTLCardinality-08 5958838 m, 43131 m/sec, 6325394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 147/526 205/2000 DLCflexbar-PT-2b-LTLCardinality-08 6175681 m, 43368 m/sec, 6555261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 152/526 212/2000 DLCflexbar-PT-2b-LTLCardinality-08 6392152 m, 43294 m/sec, 6785398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 157/526 219/2000 DLCflexbar-PT-2b-LTLCardinality-08 6609385 m, 43446 m/sec, 7015471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 162/526 226/2000 DLCflexbar-PT-2b-LTLCardinality-08 6825317 m, 43186 m/sec, 7244856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 167/526 233/2000 DLCflexbar-PT-2b-LTLCardinality-08 7041369 m, 43210 m/sec, 7474391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 172/526 240/2000 DLCflexbar-PT-2b-LTLCardinality-08 7257507 m, 43227 m/sec, 7704343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 177/526 247/2000 DLCflexbar-PT-2b-LTLCardinality-08 7472798 m, 43058 m/sec, 7933880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 182/526 254/2000 DLCflexbar-PT-2b-LTLCardinality-08 7688237 m, 43087 m/sec, 8162984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 187/526 261/2000 DLCflexbar-PT-2b-LTLCardinality-08 7903239 m, 43000 m/sec, 8391568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 192/526 268/2000 DLCflexbar-PT-2b-LTLCardinality-08 8118703 m, 43092 m/sec, 8620736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 197/526 276/2000 DLCflexbar-PT-2b-LTLCardinality-08 8334494 m, 43158 m/sec, 8849998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 202/526 283/2000 DLCflexbar-PT-2b-LTLCardinality-08 8549358 m, 42972 m/sec, 9079144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 207/526 290/2000 DLCflexbar-PT-2b-LTLCardinality-08 8764604 m, 43049 m/sec, 9308385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 212/526 297/2000 DLCflexbar-PT-2b-LTLCardinality-08 8979701 m, 43019 m/sec, 9537336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 217/526 304/2000 DLCflexbar-PT-2b-LTLCardinality-08 9195171 m, 43094 m/sec, 9766248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 222/526 311/2000 DLCflexbar-PT-2b-LTLCardinality-08 9410281 m, 43022 m/sec, 9996068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 227/526 318/2000 DLCflexbar-PT-2b-LTLCardinality-08 9625546 m, 43053 m/sec, 10224988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 232/526 325/2000 DLCflexbar-PT-2b-LTLCardinality-08 9840579 m, 43006 m/sec, 10453045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 237/526 331/2000 DLCflexbar-PT-2b-LTLCardinality-08 10055327 m, 42949 m/sec, 10680989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 242/526 338/2000 DLCflexbar-PT-2b-LTLCardinality-08 10269354 m, 42805 m/sec, 10908223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 247/526 345/2000 DLCflexbar-PT-2b-LTLCardinality-08 10484048 m, 42938 m/sec, 11136279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 252/526 352/2000 DLCflexbar-PT-2b-LTLCardinality-08 10699104 m, 43011 m/sec, 11364122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 257/526 359/2000 DLCflexbar-PT-2b-LTLCardinality-08 10913981 m, 42975 m/sec, 11591890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 262/526 366/2000 DLCflexbar-PT-2b-LTLCardinality-08 11127650 m, 42733 m/sec, 11819166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 267/526 372/2000 DLCflexbar-PT-2b-LTLCardinality-08 11342111 m, 42892 m/sec, 12046222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 272/526 379/2000 DLCflexbar-PT-2b-LTLCardinality-08 11556637 m, 42905 m/sec, 12273736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 277/526 386/2000 DLCflexbar-PT-2b-LTLCardinality-08 11770322 m, 42737 m/sec, 12500516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 282/526 393/2000 DLCflexbar-PT-2b-LTLCardinality-08 11983555 m, 42646 m/sec, 12726790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 287/526 400/2000 DLCflexbar-PT-2b-LTLCardinality-08 12198232 m, 42935 m/sec, 12955046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 292/526 407/2000 DLCflexbar-PT-2b-LTLCardinality-08 12412057 m, 42765 m/sec, 13182635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 297/526 414/2000 DLCflexbar-PT-2b-LTLCardinality-08 12625484 m, 42685 m/sec, 13409408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 302/526 420/2000 DLCflexbar-PT-2b-LTLCardinality-08 12836423 m, 42187 m/sec, 13633648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 307/526 427/2000 DLCflexbar-PT-2b-LTLCardinality-08 13051309 m, 42977 m/sec, 13862021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 312/526 434/2000 DLCflexbar-PT-2b-LTLCardinality-08 13265796 m, 42897 m/sec, 14090345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 317/526 441/2000 DLCflexbar-PT-2b-LTLCardinality-08 13478836 m, 42608 m/sec, 14317301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 322/526 448/2000 DLCflexbar-PT-2b-LTLCardinality-08 13692112 m, 42655 m/sec, 14544406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 327/526 455/2000 DLCflexbar-PT-2b-LTLCardinality-08 13906846 m, 42946 m/sec, 14772900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 332/526 462/2000 DLCflexbar-PT-2b-LTLCardinality-08 14120333 m, 42697 m/sec, 15000320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 337/526 469/2000 DLCflexbar-PT-2b-LTLCardinality-08 14334226 m, 42778 m/sec, 15228146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 342/526 475/2000 DLCflexbar-PT-2b-LTLCardinality-08 14548391 m, 42833 m/sec, 15457000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 347/526 482/2000 DLCflexbar-PT-2b-LTLCardinality-08 14762517 m, 42825 m/sec, 15684828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 352/526 489/2000 DLCflexbar-PT-2b-LTLCardinality-08 14976408 m, 42778 m/sec, 15912055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 357/526 496/2000 DLCflexbar-PT-2b-LTLCardinality-08 15190524 m, 42823 m/sec, 16139071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 362/526 503/2000 DLCflexbar-PT-2b-LTLCardinality-08 15403475 m, 42590 m/sec, 16365353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 367/526 510/2000 DLCflexbar-PT-2b-LTLCardinality-08 15616666 m, 42638 m/sec, 16591418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 372/526 516/2000 DLCflexbar-PT-2b-LTLCardinality-08 15829804 m, 42627 m/sec, 16817746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 377/526 523/2000 DLCflexbar-PT-2b-LTLCardinality-08 16043831 m, 42805 m/sec, 17044266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 382/526 530/2000 DLCflexbar-PT-2b-LTLCardinality-08 16257178 m, 42669 m/sec, 17270587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 387/526 537/2000 DLCflexbar-PT-2b-LTLCardinality-08 16470494 m, 42663 m/sec, 17496726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 392/526 544/2000 DLCflexbar-PT-2b-LTLCardinality-08 16683843 m, 42669 m/sec, 17723255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 397/526 550/2000 DLCflexbar-PT-2b-LTLCardinality-08 16896556 m, 42542 m/sec, 17949261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 402/526 557/2000 DLCflexbar-PT-2b-LTLCardinality-08 17110019 m, 42692 m/sec, 18175340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 407/526 564/2000 DLCflexbar-PT-2b-LTLCardinality-08 17323066 m, 42609 m/sec, 18401877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 412/526 571/2000 DLCflexbar-PT-2b-LTLCardinality-08 17535748 m, 42536 m/sec, 18628130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 417/526 577/2000 DLCflexbar-PT-2b-LTLCardinality-08 17748856 m, 42621 m/sec, 18854941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 422/526 584/2000 DLCflexbar-PT-2b-LTLCardinality-08 17962936 m, 42816 m/sec, 19081869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 427/526 591/2000 DLCflexbar-PT-2b-LTLCardinality-08 18176227 m, 42658 m/sec, 19308932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 432/526 598/2000 DLCflexbar-PT-2b-LTLCardinality-08 18390083 m, 42771 m/sec, 19535546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 437/526 604/2000 DLCflexbar-PT-2b-LTLCardinality-08 18602715 m, 42526 m/sec, 19761202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 442/526 611/2000 DLCflexbar-PT-2b-LTLCardinality-08 18817019 m, 42860 m/sec, 19988703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 447/526 618/2000 DLCflexbar-PT-2b-LTLCardinality-08 19030753 m, 42746 m/sec, 20215542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 452/526 625/2000 DLCflexbar-PT-2b-LTLCardinality-08 19244210 m, 42691 m/sec, 20442110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 457/526 632/2000 DLCflexbar-PT-2b-LTLCardinality-08 19457350 m, 42628 m/sec, 20668358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 632
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 462/526 639/2000 DLCflexbar-PT-2b-LTLCardinality-08 19671689 m, 42867 m/sec, 20896137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 639
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 467/526 645/2000 DLCflexbar-PT-2b-LTLCardinality-08 19885826 m, 42827 m/sec, 21122958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 645
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 472/526 652/2000 DLCflexbar-PT-2b-LTLCardinality-08 20100389 m, 42912 m/sec, 21350434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 652
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 477/526 659/2000 DLCflexbar-PT-2b-LTLCardinality-08 20313354 m, 42593 m/sec, 21576905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 482/526 666/2000 DLCflexbar-PT-2b-LTLCardinality-08 20524471 m, 42223 m/sec, 21801383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 666
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 487/526 673/2000 DLCflexbar-PT-2b-LTLCardinality-08 20736245 m, 42354 m/sec, 22026890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 673
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 492/526 679/2000 DLCflexbar-PT-2b-LTLCardinality-08 20949516 m, 42654 m/sec, 22253595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 679
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 497/526 686/2000 DLCflexbar-PT-2b-LTLCardinality-08 21162223 m, 42541 m/sec, 22480041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 686
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 502/526 693/2000 DLCflexbar-PT-2b-LTLCardinality-08 21375797 m, 42714 m/sec, 22706850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 693
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 507/526 700/2000 DLCflexbar-PT-2b-LTLCardinality-08 21589461 m, 42732 m/sec, 22934347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 700
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 512/526 707/2000 DLCflexbar-PT-2b-LTLCardinality-08 21803380 m, 42783 m/sec, 23161051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 707
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 517/526 714/2000 DLCflexbar-PT-2b-LTLCardinality-08 22018015 m, 42927 m/sec, 23388580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 714
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 522/526 720/2000 DLCflexbar-PT-2b-LTLCardinality-08 22231691 m, 42735 m/sec, 23615760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 720
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 25 (type EXCL) for DLCflexbar-PT-2b-LTLCardinality-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 727
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 DLCflexbar-PT-2b-LTLCardinality-15
[[35mlola[0m][I] time limit : 526 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 DLCflexbar-PT-2b-LTLCardinality-08
[[35mlola[0m][I] time limit : 2632 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for DLCflexbar-PT-2b-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 139
[[35mlola[0m][I] fired transitions : 139
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 25 (type EXCL) for DLCflexbar-PT-2b-LTLCardinality-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 732
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 DLCflexbar-PT-2b-LTLCardinality-14
[[35mlola[0m][I] time limit : 656 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for DLCflexbar-PT-2b-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 139
[[35mlola[0m][I] fired transitions : 139
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 DLCflexbar-PT-2b-LTLCardinality-11
[[35mlola[0m][I] time limit : 875 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for DLCflexbar-PT-2b-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 140
[[35mlola[0m][I] fired transitions : 140
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 DLCflexbar-PT-2b-LTLCardinality-06
[[35mlola[0m][I] time limit : 1313 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 5/1313 7/2000 DLCflexbar-PT-2b-LTLCardinality-06 185223 m, 37044 m/sec, 196570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 734
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 10/1313 15/2000 DLCflexbar-PT-2b-LTLCardinality-06 404842 m, 43923 m/sec, 428802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 742
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 15/1313 22/2000 DLCflexbar-PT-2b-LTLCardinality-06 623769 m, 43785 m/sec, 661163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 749
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 20/1313 30/2000 DLCflexbar-PT-2b-LTLCardinality-06 840712 m, 43388 m/sec, 890775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 757
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 25/1313 37/2000 DLCflexbar-PT-2b-LTLCardinality-06 1056564 m, 43170 m/sec, 1119676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 764
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 30/1313 45/2000 DLCflexbar-PT-2b-LTLCardinality-06 1272288 m, 43144 m/sec, 1348369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 772
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 35/1313 52/2000 DLCflexbar-PT-2b-LTLCardinality-06 1488046 m, 43151 m/sec, 1577388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 779
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 40/1313 59/2000 DLCflexbar-PT-2b-LTLCardinality-06 1703051 m, 43001 m/sec, 1805519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 786
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 45/1313 67/2000 DLCflexbar-PT-2b-LTLCardinality-06 1918152 m, 43020 m/sec, 2033222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 794
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 50/1313 74/2000 DLCflexbar-PT-2b-LTLCardinality-06 2133382 m, 43046 m/sec, 2261086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 801
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 55/1313 82/2000 DLCflexbar-PT-2b-LTLCardinality-06 2348382 m, 43000 m/sec, 2489465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 809
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 60/1313 89/2000 DLCflexbar-PT-2b-LTLCardinality-06 2564058 m, 43135 m/sec, 2718176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 816
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 65/1313 97/2000 DLCflexbar-PT-2b-LTLCardinality-06 2778661 m, 42920 m/sec, 2946450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 824
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 70/1313 104/2000 DLCflexbar-PT-2b-LTLCardinality-06 2994367 m, 43141 m/sec, 3175101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 831
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 75/1313 111/2000 DLCflexbar-PT-2b-LTLCardinality-06 3209233 m, 42973 m/sec, 3402790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 838
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 80/1313 119/2000 DLCflexbar-PT-2b-LTLCardinality-06 3423915 m, 42936 m/sec, 3630493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 846
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 85/1313 126/2000 DLCflexbar-PT-2b-LTLCardinality-06 3637286 m, 42674 m/sec, 3856657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 853
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 90/1313 134/2000 DLCflexbar-PT-2b-LTLCardinality-06 3852151 m, 42973 m/sec, 4084646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 861
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 95/1313 141/2000 DLCflexbar-PT-2b-LTLCardinality-06 4066803 m, 42930 m/sec, 4312233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 868
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 100/1313 148/2000 DLCflexbar-PT-2b-LTLCardinality-06 4282365 m, 43112 m/sec, 4541317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 875
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 105/1313 156/2000 DLCflexbar-PT-2b-LTLCardinality-06 4501426 m, 43812 m/sec, 4773349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 883
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 110/1313 163/2000 DLCflexbar-PT-2b-LTLCardinality-06 4713065 m, 42327 m/sec, 4998005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 890
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-02: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-12: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 19 LTL EXCL 115/1313 169/2000 DLCflexbar-PT-2b-LTLCardinality-06 4882799 m, 33946 m/sec, 5178299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 896
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-2b"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-2b, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276200011"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-2b.tgz
mv DLCflexbar-PT-2b execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;