About the Execution of LoLA for DLCflexbar-PT-2b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.071 | 277423.00 | 310154.00 | 1465.80 | ??????F????T???? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276200010.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCflexbar-PT-2b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276200010
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.9M
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 79K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 22 14:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 12:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 140K Apr 12 12:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Apr 12 12:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 56K Apr 12 12:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.5M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-2024-00
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-2024-01
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-2024-02
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-2024-03
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-2024-04
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-2024-05
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-2024-06
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-2024-07
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-2024-08
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-2024-09
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-2024-10
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-2024-11
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-2023-12
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-2023-13
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-2023-14
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717004483861
FORMULA DLCflexbar-PT-2b-CTLFireability-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-2b-CTLFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717004761284
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-06: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-11: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-06: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-11: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 82 (type EXCL) for 52 DLCflexbar-PT-2b-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 126 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 80 (type FNDP) for 52 DLCflexbar-PT-2b-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 81 (type EQUN) for 52 DLCflexbar-PT-2b-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 82 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 80 (type FNDP) for DLCflexbar-PT-2b-CTLFireability-2023-12 (obsolete)
[[35mlola[0m][W] CANCELED task # 81 (type EQUN) for DLCflexbar-PT-2b-CTLFireability-2023-12 (obsolete)
[[35mlola[0m][I] FINISHED task # 80 (type FNDP) for DLCflexbar-PT-2b-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 81 (type EQUN) for DLCflexbar-PT-2b-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 1 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-06: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-11: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 0 0 0 7 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 DLCflexbar-PT-2b-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 141 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 87 (type FNDP) for 49 DLCflexbar-PT-2b-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 88 (type EQUN) for 49 DLCflexbar-PT-2b-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 86 (type EQUN) for 18 DLCflexbar-PT-2b-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 1 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-06: AG 3 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 1 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-11: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 4 0 0 0 7 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 8/141 1/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 .
[[35mlola[0m][.] 86 EF STEQ 0/3537 0/5 DLCflexbar-PT-2b-CTLFireability-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.] 87 EF FNDP 0/3537 0/5 DLCflexbar-PT-2b-CTLFireability-2024-11 --
[[35mlola[0m][.] 88 EF STEQ 0/3537 0/5 DLCflexbar-PT-2b-CTLFireability-2024-11 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 87 (type FNDP) for DLCflexbar-PT-2b-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 88 (type EQUN) for DLCflexbar-PT-2b-CTLFireability-2024-11 (obsolete)
[[35mlola[0m][I] LAUNCH task # 100 (type EQUN) for 52 DLCflexbar-PT-2b-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 102 (type EQUN) for 52 DLCflexbar-PT-2b-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 88 (type EQUN) for DLCflexbar-PT-2b-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 86 (type EQUN) for DLCflexbar-PT-2b-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 96 (type FNDP) for 34 DLCflexbar-PT-2b-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 96 (type FNDP) for DLCflexbar-PT-2b-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 105 (type EQUN) for 52 DLCflexbar-PT-2b-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 100 (type EQUN) for DLCflexbar-PT-2b-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 102 (type EQUN) for DLCflexbar-PT-2b-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 105 (type EQUN) for DLCflexbar-PT-2b-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 13/168 1/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 179255 m, 35851 m/sec, 426436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 18/168 3/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 581067 m, 80362 m/sec, 1358866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 23/168 6/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 1004430 m, 84672 m/sec, 2310529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 28/168 8/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 1439474 m, 87008 m/sec, 3261860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 33/168 10/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 1877164 m, 87538 m/sec, 4219944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 38/168 12/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 2310287 m, 86624 m/sec, 5169093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 43/168 14/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 2738692 m, 85681 m/sec, 6111677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 48/168 16/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 3162281 m, 84717 m/sec, 7043618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 53/168 18/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 3596700 m, 86883 m/sec, 7987258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 58/168 20/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 4016869 m, 84033 m/sec, 8912494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 63/168 22/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 4451665 m, 86959 m/sec, 9858415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 68/168 25/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 4879696 m, 85606 m/sec, 10790877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 73/168 27/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 5311319 m, 86324 m/sec, 11734654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 78/168 29/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 5740166 m, 85769 m/sec, 12674293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 83/168 31/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 6167468 m, 85460 m/sec, 13619702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 88/168 33/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 6589521 m, 84410 m/sec, 14544797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 93/168 35/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 7006915 m, 83478 m/sec, 15480487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 98/168 37/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 7414567 m, 81530 m/sec, 16402900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 103/168 39/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 7833429 m, 83772 m/sec, 17332424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 108/168 41/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 8256770 m, 84668 m/sec, 18268998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 113/168 43/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 8664925 m, 81631 m/sec, 19185646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 118/168 45/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 9070198 m, 81054 m/sec, 20104977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 123/168 47/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 9479460 m, 81852 m/sec, 21038840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 128/168 49/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 9886108 m, 81329 m/sec, 21966833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 133/168 51/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 10291322 m, 81042 m/sec, 22899395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 138/168 53/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 10704448 m, 82625 m/sec, 23828290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 143/168 55/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 11099267 m, 78963 m/sec, 24759836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 148/168 57/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 11497865 m, 79719 m/sec, 25691969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 153/168 59/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 11903278 m, 81082 m/sec, 26629986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 158/168 61/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 12307112 m, 80766 m/sec, 27556255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 163/168 63/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 12711493 m, 80876 m/sec, 28467004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 168/168 64/2000 DLCflexbar-PT-2b-CTLFireability-2024-04 13110118 m, 79725 m/sec, 29390227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 29 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-2024-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 78 (type EXCL) for 77 DLCflexbar-PT-2b-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 168 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 DLCflexbar-PT-2b-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 3372 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1082
[[35mlola[0m][I] fired transitions : 1082
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 5/168 2/5 DLCflexbar-PT-2b-CTLFireability-2024-04 379440 m, -2546135 m/sec, 900134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 10/168 5/5 DLCflexbar-PT-2b-CTLFireability-2024-04 797009 m, 83513 m/sec, 1848325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 29 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-2024-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 74 DLCflexbar-PT-2b-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 176 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 75 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 139
[[35mlola[0m][I] fired transitions : 140
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 72 (type EXCL) for 71 DLCflexbar-PT-2b-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 186 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 CTL EXCL 5/186 7/2000 DLCflexbar-PT-2b-CTLFireability-2023-13 201770 m, 40354 m/sec, 214023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 CTL EXCL 10/186 14/2000 DLCflexbar-PT-2b-CTLFireability-2023-13 409106 m, 41467 m/sec, 433288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2024-06: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-00: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-01: CONJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-04: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-07: AFAG 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-12: DISJ 0 4 0 0 11 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 72 CTL EXCL 15/186 19/2000 DLCflexbar-PT-2b-CTLFireability-2023-13 575505 m, 33279 m/sec, 610002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-2b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-2b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276200010"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-2b.tgz
mv DLCflexbar-PT-2b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;