About the Execution of LoLA for DLCflexbar-PT-2b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16191.336 | 1570726.00 | 1611979.00 | 5344.10 | TT??F?F?????T?FF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276200009.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCflexbar-PT-2b, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276200009
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.9M
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 79K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 22 14:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 12:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 140K Apr 12 12:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Apr 12 12:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 56K Apr 12 12:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.5M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-2b-CTLCardinality-2024-00
FORMULA_NAME DLCflexbar-PT-2b-CTLCardinality-2024-01
FORMULA_NAME DLCflexbar-PT-2b-CTLCardinality-2024-02
FORMULA_NAME DLCflexbar-PT-2b-CTLCardinality-2024-03
FORMULA_NAME DLCflexbar-PT-2b-CTLCardinality-2024-04
FORMULA_NAME DLCflexbar-PT-2b-CTLCardinality-2024-05
FORMULA_NAME DLCflexbar-PT-2b-CTLCardinality-2024-06
FORMULA_NAME DLCflexbar-PT-2b-CTLCardinality-2024-07
FORMULA_NAME DLCflexbar-PT-2b-CTLCardinality-2024-08
FORMULA_NAME DLCflexbar-PT-2b-CTLCardinality-2024-09
FORMULA_NAME DLCflexbar-PT-2b-CTLCardinality-2024-10
FORMULA_NAME DLCflexbar-PT-2b-CTLCardinality-2024-11
FORMULA_NAME DLCflexbar-PT-2b-CTLCardinality-2023-12
FORMULA_NAME DLCflexbar-PT-2b-CTLCardinality-2023-13
FORMULA_NAME DLCflexbar-PT-2b-CTLCardinality-2023-14
FORMULA_NAME DLCflexbar-PT-2b-CTLCardinality-2023-15
=== Now, execution of the tool begins
BK_START 1717004294949
FORMULA DLCflexbar-PT-2b-CTLCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-2b-CTLCardinality-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-2b-CTLCardinality-2024-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-2b-CTLCardinality-2023-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-2b-CTLCardinality-2023-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-2b-CTLCardinality-2023-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-2b-CTLCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717005865675
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 DLCflexbar-PT-2b-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for DLCflexbar-PT-2b-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-15: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DLCflexbar-PT-2b-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 100 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for DLCflexbar-PT-2b-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 12 DLCflexbar-PT-2b-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 109 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 68 (type FNDP) for 12 DLCflexbar-PT-2b-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 12 DLCflexbar-PT-2b-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type FNDP) for DLCflexbar-PT-2b-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 69 (type EQUN) for DLCflexbar-PT-2b-CTLCardinality-2024-04 (obsolete)
[[35mlola[0m][W] CANCELED task # 70 (type EXCL) for DLCflexbar-PT-2b-CTLCardinality-2024-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 79 (type EXCL) for 12 DLCflexbar-PT-2b-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 137 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 77 (type FNDP) for 12 DLCflexbar-PT-2b-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 78 (type EQUN) for 12 DLCflexbar-PT-2b-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 81 (type EQUN) for 27 DLCflexbar-PT-2b-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type EXCL) for DLCflexbar-PT-2b-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 77 (type FNDP) for DLCflexbar-PT-2b-CTLCardinality-2024-04 (obsolete)
[[35mlola[0m][W] CANCELED task # 78 (type EQUN) for DLCflexbar-PT-2b-CTLCardinality-2024-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 72 (type EXCL) for 27 DLCflexbar-PT-2b-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 146 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 77 (type FNDP) for DLCflexbar-PT-2b-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for DLCflexbar-PT-2b-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 72 (type EXCL) for DLCflexbar-PT-2b-CTLCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 81 (type EQUN) for DLCflexbar-PT-2b-CTLCardinality-2024-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 DLCflexbar-PT-2b-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 157 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for DLCflexbar-PT-2b-CTLCardinality-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 191
[[35mlola[0m][I] fired transitions : 259
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 90 (type EXCL) for 62 DLCflexbar-PT-2b-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 157 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 88 (type FNDP) for 62 DLCflexbar-PT-2b-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 89 (type EQUN) for 62 DLCflexbar-PT-2b-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 82 (type FNDP) for 65 DLCflexbar-PT-2b-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 90 (type EXCL) for DLCflexbar-PT-2b-CTLCardinality-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 88 (type FNDP) for DLCflexbar-PT-2b-CTLCardinality-2023-14 (obsolete)
[[35mlola[0m][W] CANCELED task # 89 (type EQUN) for DLCflexbar-PT-2b-CTLCardinality-2023-14 (obsolete)
[[35mlola[0m][I] LAUNCH task # 84 (type EXCL) for 65 DLCflexbar-PT-2b-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 169 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 65 DLCflexbar-PT-2b-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type EQUN) for DLCflexbar-PT-2b-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 89 (type EQUN) for DLCflexbar-PT-2b-CTLCardinality-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 84 (type EXCL) for DLCflexbar-PT-2b-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 82 (type FNDP) for DLCflexbar-PT-2b-CTLCardinality-2023-15 (obsolete)
[[35mlola[0m][W] CANCELED task # 83 (type EQUN) for DLCflexbar-PT-2b-CTLCardinality-2023-15 (obsolete)
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 DLCflexbar-PT-2b-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for DLCflexbar-PT-2b-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 169
[[35mlola[0m][I] fired transitions : 210
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 88 (type FNDP) for DLCflexbar-PT-2b-CTLCardinality-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 82 (type FNDP) for DLCflexbar-PT-2b-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 1 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for DLCflexbar-PT-2b-CTLCardinality-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for DLCflexbar-PT-2b-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 81 (type EQUN) for DLCflexbar-PT-2b-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 43 DLCflexbar-PT-2b-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 219 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 2/219 1/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 48083 m, 9616 m/sec, 117006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 7/219 2/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 367239 m, 63831 m/sec, 872008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 12/219 4/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 781001 m, 82752 m/sec, 1812552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 17/219 7/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 1204649 m, 84729 m/sec, 2751087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 22/219 9/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 1632449 m, 85560 m/sec, 3681173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 27/219 11/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 2063927 m, 86295 m/sec, 4625055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 32/219 13/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 2490217 m, 85258 m/sec, 5558572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 37/219 15/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 2910551 m, 84066 m/sec, 6482385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 42/219 17/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 3339030 m, 85695 m/sec, 7415385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 47/219 19/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 3739876 m, 80169 m/sec, 8297946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 52/219 21/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 4129070 m, 77838 m/sec, 9158094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 57/219 23/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 4538979 m, 81981 m/sec, 10080134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 62/219 25/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 4962934 m, 84791 m/sec, 11011669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 67/219 27/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 5372379 m, 81889 m/sec, 11924014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 72/219 29/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 5773053 m, 80134 m/sec, 12844594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 77/219 31/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 6204427 m, 86274 m/sec, 13779251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 82/219 33/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 6607327 m, 80580 m/sec, 14689746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 87/219 35/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 7040803 m, 86695 m/sec, 15625291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 92/219 38/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 7470105 m, 85860 m/sec, 16562648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 97/219 40/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 7890731 m, 84125 m/sec, 17492352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 102/219 42/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 8318274 m, 85508 m/sec, 18417907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 107/219 44/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 8737938 m, 83932 m/sec, 19347266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 112/219 46/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 9155124 m, 83437 m/sec, 20266923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 117/219 48/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 9574895 m, 83954 m/sec, 21193655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 122/219 50/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 9993299 m, 83680 m/sec, 22112376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 127/219 52/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 10405587 m, 82457 m/sec, 23027772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 132/219 54/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 10822893 m, 83461 m/sec, 23950518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 137/219 56/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 11236209 m, 82663 m/sec, 24873233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 142/219 58/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 11635163 m, 79790 m/sec, 25793084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 147/219 60/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 12035360 m, 80039 m/sec, 26707280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 152/219 62/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 12437586 m, 80445 m/sec, 27620777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 157/219 64/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 12829914 m, 78465 m/sec, 28536548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2024-01: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2b-CTLCardinality-2023-12: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-14: AG false state space[0m
[[35mlola[0m][.] [1m[31mDLCflexbar-PT-2b-CTLCardinality-2023-15: AG false state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-05: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2b-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 162/219 66/2000 DLCflexbar-PT-2b-CTLCardinality-2024-09 13191362 m, 72289 m/sec, 29363823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-2b"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-2b, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276200009"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-2b.tgz
mv DLCflexbar-PT-2b execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;