About the Execution of LoLA for DLCflexbar-PT-2a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.819 | 991000.00 | 953258.00 | 4968.50 | T??????????????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276200002.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCflexbar-PT-2a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276200002
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 7.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 91K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 22 14:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 22 14:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 22 14:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 12 19:43 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 158K Apr 12 19:43 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.0K Apr 12 18:05 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 76K Apr 12 18:05 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 545K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-2a-CTLFireability-2024-00
FORMULA_NAME DLCflexbar-PT-2a-CTLFireability-2024-01
FORMULA_NAME DLCflexbar-PT-2a-CTLFireability-2024-02
FORMULA_NAME DLCflexbar-PT-2a-CTLFireability-2024-03
FORMULA_NAME DLCflexbar-PT-2a-CTLFireability-2024-04
FORMULA_NAME DLCflexbar-PT-2a-CTLFireability-2024-05
FORMULA_NAME DLCflexbar-PT-2a-CTLFireability-2024-06
FORMULA_NAME DLCflexbar-PT-2a-CTLFireability-2024-07
FORMULA_NAME DLCflexbar-PT-2a-CTLFireability-2024-08
FORMULA_NAME DLCflexbar-PT-2a-CTLFireability-2024-09
FORMULA_NAME DLCflexbar-PT-2a-CTLFireability-2024-10
FORMULA_NAME DLCflexbar-PT-2a-CTLFireability-2024-11
FORMULA_NAME DLCflexbar-PT-2a-CTLFireability-2023-12
FORMULA_NAME DLCflexbar-PT-2a-CTLFireability-2023-13
FORMULA_NAME DLCflexbar-PT-2a-CTLFireability-2023-14
FORMULA_NAME DLCflexbar-PT-2a-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717003478401
FORMULA DLCflexbar-PT-2a-CTLFireability-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717004469401
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] LAUNCH task # 69 (type SKEL/FNDP) for 0 DLCflexbar-PT-2a-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type SKEL/EQUN) for 0 DLCflexbar-PT-2a-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/SRCH) for 0 DLCflexbar-PT-2a-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/SRCH) for DLCflexbar-PT-2a-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 69 (type FNDP) for DLCflexbar-PT-2a-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for DLCflexbar-PT-2a-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][I] FINISHED task # 69 (type SKEL/FNDP) for DLCflexbar-PT-2a-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 70 (type SKEL/EQUN) for DLCflexbar-PT-2a-CTLFireability-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/SRCH) for 6 DLCflexbar-PT-2a-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type SKEL/SRCH) for DLCflexbar-PT-2a-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 0 DLCflexbar-PT-2a-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 112 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 0 DLCflexbar-PT-2a-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 0 DLCflexbar-PT-2a-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for DLCflexbar-PT-2a-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for DLCflexbar-PT-2a-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 75 (type EXCL) for DLCflexbar-PT-2a-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for DLCflexbar-PT-2a-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 76 (type SKEL/SRCH) for 32 DLCflexbar-PT-2a-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 76 (type SKEL/SRCH) for DLCflexbar-PT-2a-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-05-29 17:24:39] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DLCflexbar-PT-2a-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 85 (type EQUN) for 29 DLCflexbar-PT-2a-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 87 (type EQUN) for 29 DLCflexbar-PT-2a-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 82 (type EQUN) for 53 DLCflexbar-PT-2a-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 87 (type EQUN) for DLCflexbar-PT-2a-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 89 (type EQUN) for 53 DLCflexbar-PT-2a-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 85 (type EQUN) for DLCflexbar-PT-2a-CTLFireability-2024-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 92 (type EQUN) for 23 DLCflexbar-PT-2a-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 82 (type EQUN) for DLCflexbar-PT-2a-CTLFireability-2024-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 89 (type EQUN) for DLCflexbar-PT-2a-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 92 (type EQUN) for DLCflexbar-PT-2a-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 97 (type EQUN) for 16 DLCflexbar-PT-2a-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 97 (type EQUN) for DLCflexbar-PT-2a-CTLFireability-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 98 (type SKEL/SRCH) for 62 DLCflexbar-PT-2a-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 98 (type SKEL/SRCH) for DLCflexbar-PT-2a-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 4/189 1/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 180269 m, 36053 m/sec, 3362595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 9/189 2/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 461303 m, 56206 m/sec, 8450600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 14/189 4/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 737985 m, 55336 m/sec, 13489794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 19/189 5/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 1032969 m, 58996 m/sec, 18454079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 24/189 6/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 1309794 m, 55365 m/sec, 23536119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 29/189 7/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 1615349 m, 61111 m/sec, 28385324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 34/189 8/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 1925933 m, 62116 m/sec, 33143486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 39/189 10/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 2198559 m, 54525 m/sec, 38111156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 44/189 11/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 2471123 m, 54512 m/sec, 42988843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 49/189 12/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 2740469 m, 53869 m/sec, 47895288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 54/189 13/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 3038953 m, 59696 m/sec, 52634027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 59/189 14/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 3299260 m, 52061 m/sec, 57577035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 64/189 15/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 3597563 m, 59660 m/sec, 62263981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 69/189 17/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 3905433 m, 61574 m/sec, 66887371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 74/189 18/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 4210772 m, 61067 m/sec, 71600421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 79/189 19/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 4506513 m, 59148 m/sec, 76494091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 84/189 20/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 4783275 m, 55352 m/sec, 81559555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 89/189 21/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 5050812 m, 53507 m/sec, 86515238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 94/189 23/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 5346044 m, 59046 m/sec, 91355112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 99/189 24/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 5615501 m, 53891 m/sec, 96358103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 104/189 25/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 5910868 m, 59073 m/sec, 101164875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 109/189 26/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 6223438 m, 62514 m/sec, 105787246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 114/189 28/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 6544676 m, 64247 m/sec, 110327056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 119/189 29/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 6853716 m, 61808 m/sec, 114911046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 124/189 30/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 7142765 m, 57809 m/sec, 119633281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 129/189 31/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 7456324 m, 62711 m/sec, 124226592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 134/189 32/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 7729048 m, 54544 m/sec, 129249258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 139/189 34/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 7993092 m, 52808 m/sec, 134189919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 144/189 35/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 8276188 m, 56619 m/sec, 139004297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 149/189 36/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 8557670 m, 56296 m/sec, 143919278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 154/189 37/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 8828600 m, 54186 m/sec, 148767266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 159/189 38/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 9115262 m, 57332 m/sec, 153562912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 164/189 39/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 9374507 m, 51849 m/sec, 158383047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 169/189 40/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 9627064 m, 50511 m/sec, 163171357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 174/189 41/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 9910654 m, 56718 m/sec, 167834007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 179/189 42/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 10166243 m, 51117 m/sec, 172532174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 184/189 44/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 10443377 m, 55426 m/sec, 177114977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 189/189 45/2000 DLCflexbar-PT-2a-CTLFireability-2024-01 10724042 m, 56133 m/sec, 181624650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for DLCflexbar-PT-2a-CTLFireability-2024-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 DLCflexbar-PT-2a-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DLCflexbar-PT-2a-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 3404 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for DLCflexbar-PT-2a-CTLFireability-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 5/189 2/5 DLCflexbar-PT-2a-CTLFireability-2024-01 272846 m, -2090239 m/sec, 5079305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 10/189 3/5 DLCflexbar-PT-2a-CTLFireability-2024-01 555444 m, 56519 m/sec, 10105346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 15/189 4/5 DLCflexbar-PT-2a-CTLFireability-2024-01 833441 m, 55599 m/sec, 15041050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 20/189 5/5 DLCflexbar-PT-2a-CTLFireability-2024-01 1114937 m, 56299 m/sec, 20006078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 4 (type EXCL) for DLCflexbar-PT-2a-CTLFireability-2024-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 DLCflexbar-PT-2a-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 198 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for DLCflexbar-PT-2a-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 DLCflexbar-PT-2a-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 5/211 2/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 270053 m, 54010 m/sec, 5004817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 10/211 3/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 527275 m, 51444 m/sec, 9777261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 15/211 4/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 822163 m, 58977 m/sec, 14464417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 20/211 5/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 1112188 m, 58005 m/sec, 19186972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 25/211 6/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 1408349 m, 59232 m/sec, 23840408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 30/211 8/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 1711863 m, 60702 m/sec, 28428715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 35/211 9/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 1977248 m, 53077 m/sec, 33179278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 40/211 10/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 2233698 m, 51290 m/sec, 37843210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 45/211 11/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 2521291 m, 57518 m/sec, 42385382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 50/211 12/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 2789317 m, 53605 m/sec, 47052391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 55/211 13/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 3065557 m, 55248 m/sec, 51637438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 60/211 14/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 3360801 m, 59048 m/sec, 56090596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 65/211 16/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 3665605 m, 60960 m/sec, 60511470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 70/211 17/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 3964412 m, 59761 m/sec, 64956827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 75/211 18/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 4278636 m, 62844 m/sec, 69345586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 80/211 19/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 4583932 m, 61059 m/sec, 73840038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 85/211 21/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 4850669 m, 53347 m/sec, 78634718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 90/211 22/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 5101053 m, 50076 m/sec, 83352735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 95/211 23/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 5383126 m, 56414 m/sec, 87923512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 100/211 24/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 5636528 m, 50680 m/sec, 92633746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 105/211 25/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 5938917 m, 60477 m/sec, 97117913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 110/211 26/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 6242922 m, 60801 m/sec, 101574027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 115/211 28/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 6550498 m, 61515 m/sec, 105993169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 120/211 29/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 6855732 m, 61046 m/sec, 110479608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 125/211 30/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 7141469 m, 57147 m/sec, 115185214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 130/211 31/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 7399673 m, 51640 m/sec, 119947848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 135/211 32/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 7673652 m, 54795 m/sec, 124647856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 140/211 33/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 7937380 m, 52745 m/sec, 129350622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 145/211 34/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 8229617 m, 58447 m/sec, 133923508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 150/211 36/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 8521873 m, 58451 m/sec, 138439265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 155/211 37/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 8841009 m, 63827 m/sec, 142795848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 160/211 38/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 9167971 m, 65392 m/sec, 147172482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 165/211 40/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 9451554 m, 56716 m/sec, 151767706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 170/211 41/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 9732196 m, 56128 m/sec, 156457909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 175/211 42/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 9978690 m, 49298 m/sec, 161136596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 180/211 43/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 10235149 m, 51291 m/sec, 165800268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 185/211 44/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 10515010 m, 55972 m/sec, 170317242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 190/211 45/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 10810604 m, 59118 m/sec, 174722804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 195/211 46/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 11084037 m, 54686 m/sec, 179234573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 200/211 47/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 11326891 m, 48570 m/sec, 183807347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 205/211 48/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 11587934 m, 52208 m/sec, 188266177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 CTL EXCL 210/211 49/2000 DLCflexbar-PT-2a-CTLFireability-2023-13 11838642 m, 50141 m/sec, 192846967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 60 (type EXCL) for DLCflexbar-PT-2a-CTLFireability-2023-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 DLCflexbar-PT-2a-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 DLCflexbar-PT-2a-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 3164 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 5/210 1/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 29824 m, 5964 m/sec, 849891 t fired, .
[[35mlola[0m][.] 60 CTL EXCL 5/3164 2/5 DLCflexbar-PT-2a-CTLFireability-2023-13 246399 m, -2318448 m/sec, 4640754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 10/210 1/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 60307 m, 6096 m/sec, 1717432 t fired, .
[[35mlola[0m][.] 60 CTL EXCL 10/197 3/5 DLCflexbar-PT-2a-CTLFireability-2023-13 499091 m, 50538 m/sec, 9216482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 15/210 1/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 90587 m, 6056 m/sec, 2580313 t fired, .
[[35mlola[0m][.] 60 CTL EXCL 15/197 4/5 DLCflexbar-PT-2a-CTLFireability-2023-13 773491 m, 54880 m/sec, 13655183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 20/210 1/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 120597 m, 6002 m/sec, 3439958 t fired, .
[[35mlola[0m][.] 60 CTL EXCL 20/197 5/5 DLCflexbar-PT-2a-CTLFireability-2023-13 1055589 m, 56419 m/sec, 18079889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 60 (type EXCL) for DLCflexbar-PT-2a-CTLFireability-2023-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 25/210 1/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 151286 m, 6137 m/sec, 4315409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 30/210 1/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 182193 m, 6181 m/sec, 5192850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 35/210 1/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 212631 m, 6087 m/sec, 6056518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 40/210 2/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 242857 m, 6045 m/sec, 6922320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 45/210 2/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 273065 m, 6041 m/sec, 7788284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 50/210 2/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 303042 m, 5995 m/sec, 8650709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 55/210 2/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 333062 m, 6004 m/sec, 9514336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 60/210 2/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 362904 m, 5968 m/sec, 10367848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 65/210 2/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 393034 m, 6026 m/sec, 11232432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 70/210 2/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 423020 m, 5997 m/sec, 12101331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 75/210 2/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 452753 m, 5946 m/sec, 12965785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 80/210 3/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 482699 m, 5989 m/sec, 13832877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 85/210 3/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 512411 m, 5942 m/sec, 14697963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 90/210 3/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 542327 m, 5983 m/sec, 15569492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 95/210 3/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 572116 m, 5957 m/sec, 16436958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 100/210 3/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 601718 m, 5920 m/sec, 17302361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 105/210 3/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 631391 m, 5934 m/sec, 18171757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 110/210 3/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 661162 m, 5954 m/sec, 19037880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 115/210 3/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 690831 m, 5933 m/sec, 19906549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 120/210 4/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 720420 m, 5917 m/sec, 20767741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 125/210 4/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 750796 m, 6075 m/sec, 21640263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 130/210 4/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 781311 m, 6103 m/sec, 22512161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 135/210 4/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 811835 m, 6104 m/sec, 23381758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 140/210 4/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 842613 m, 6155 m/sec, 24254795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 145/210 4/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 873349 m, 6147 m/sec, 25128244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 150/210 4/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 903653 m, 6060 m/sec, 25992836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 155/210 4/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 934186 m, 6106 m/sec, 26860106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 160/210 5/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 964704 m, 6103 m/sec, 27726236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 165/210 5/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 995150 m, 6089 m/sec, 28591662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 170/210 5/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 1025391 m, 6048 m/sec, 29449024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 175/210 5/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 1055710 m, 6063 m/sec, 30310642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 180/210 5/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 1085648 m, 5987 m/sec, 31162959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 185/210 5/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 1115364 m, 5943 m/sec, 32010730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 190/210 5/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 1144926 m, 5912 m/sec, 32857465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 195/210 5/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 1174544 m, 5923 m/sec, 33707064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 200/210 6/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 1203845 m, 5860 m/sec, 34553924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 205/210 6/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 1233210 m, 5873 m/sec, 35403923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 CTL EXCL 210/210 6/2000 DLCflexbar-PT-2a-CTLFireability-2023-12 1262874 m, 5932 m/sec, 36251899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 57 (type EXCL) for DLCflexbar-PT-2a-CTLFireability-2023-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 DLCflexbar-PT-2a-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 DLCflexbar-PT-2a-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 2949 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 5/210 5/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 967645 m, 193529 m/sec, 3332229 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 5/2949 1/5 DLCflexbar-PT-2a-CTLFireability-2023-12 29916 m, -246591 m/sec, 852490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 10/210 8/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 1874612 m, 181393 m/sec, 6556330 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 10/196 1/5 DLCflexbar-PT-2a-CTLFireability-2023-12 59981 m, 6013 m/sec, 1708065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 15/210 12/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 2841083 m, 193294 m/sec, 9823190 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 15/196 1/5 DLCflexbar-PT-2a-CTLFireability-2023-12 90004 m, 6004 m/sec, 2563788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 20/210 16/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 3744224 m, 180628 m/sec, 12995233 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 20/196 1/5 DLCflexbar-PT-2a-CTLFireability-2023-12 119826 m, 5964 m/sec, 3418182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 25/210 20/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 4632628 m, 177680 m/sec, 16160761 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 25/196 1/5 DLCflexbar-PT-2a-CTLFireability-2023-12 150026 m, 6040 m/sec, 4279148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 30/210 23/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 5428666 m, 159207 m/sec, 19019680 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 30/196 1/5 DLCflexbar-PT-2a-CTLFireability-2023-12 177964 m, 5587 m/sec, 5073042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 35/210 26/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 6156960 m, 145658 m/sec, 21599899 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 35/196 1/5 DLCflexbar-PT-2a-CTLFireability-2023-12 202102 m, 4827 m/sec, 5758164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 40/210 29/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 6926164 m, 153840 m/sec, 24365726 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 40/196 1/5 DLCflexbar-PT-2a-CTLFireability-2023-12 228328 m, 5245 m/sec, 6504295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 45/210 33/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 7714791 m, 157725 m/sec, 27224402 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 45/196 2/5 DLCflexbar-PT-2a-CTLFireability-2023-12 255495 m, 5433 m/sec, 7283785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 50/210 36/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 8543003 m, 165642 m/sec, 30194021 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 50/196 2/5 DLCflexbar-PT-2a-CTLFireability-2023-12 283664 m, 5633 m/sec, 8093758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 55/210 39/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 9333779 m, 158155 m/sec, 33108486 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 55/196 2/5 DLCflexbar-PT-2a-CTLFireability-2023-12 311735 m, 5614 m/sec, 8900519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 60/210 43/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 10157343 m, 164712 m/sec, 36114894 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 60/196 2/5 DLCflexbar-PT-2a-CTLFireability-2023-12 340279 m, 5708 m/sec, 9721697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 65/210 47/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 11149382 m, 198407 m/sec, 39316619 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 65/196 2/5 DLCflexbar-PT-2a-CTLFireability-2023-12 370159 m, 5976 m/sec, 10575352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 70/210 51/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 12087567 m, 187637 m/sec, 42591816 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 70/196 2/5 DLCflexbar-PT-2a-CTLFireability-2023-12 399204 m, 5809 m/sec, 11411039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 75/210 55/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 13029128 m, 188312 m/sec, 45874633 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 75/196 2/5 DLCflexbar-PT-2a-CTLFireability-2023-12 427931 m, 5745 m/sec, 12243242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 80/210 58/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 13864705 m, 167115 m/sec, 49256420 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 80/196 2/5 DLCflexbar-PT-2a-CTLFireability-2023-12 456774 m, 5768 m/sec, 13081695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 85/210 61/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 14588840 m, 144827 m/sec, 52432163 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 85/196 3/5 DLCflexbar-PT-2a-CTLFireability-2023-12 484478 m, 5540 m/sec, 13884349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 90/210 64/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 15286784 m, 139588 m/sec, 55540316 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 90/196 3/5 DLCflexbar-PT-2a-CTLFireability-2023-12 513092 m, 5722 m/sec, 14717807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 95/210 67/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 15988666 m, 140376 m/sec, 58675355 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 95/196 3/5 DLCflexbar-PT-2a-CTLFireability-2023-12 542663 m, 5914 m/sec, 15579382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 100/210 70/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 16678264 m, 137919 m/sec, 61736347 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 100/196 3/5 DLCflexbar-PT-2a-CTLFireability-2023-12 571848 m, 5837 m/sec, 16429177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 105/210 73/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 17390364 m, 142420 m/sec, 64888414 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 105/196 3/5 DLCflexbar-PT-2a-CTLFireability-2023-12 600961 m, 5822 m/sec, 17280260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 110/210 76/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 18108248 m, 143576 m/sec, 68101691 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 110/196 3/5 DLCflexbar-PT-2a-CTLFireability-2023-12 630329 m, 5873 m/sec, 18140420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 115/210 79/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 18810719 m, 140494 m/sec, 71215277 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 115/196 3/5 DLCflexbar-PT-2a-CTLFireability-2023-12 659214 m, 5777 m/sec, 18982041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 120/210 82/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 19543740 m, 146604 m/sec, 74390317 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 120/196 3/5 DLCflexbar-PT-2a-CTLFireability-2023-12 688750 m, 5907 m/sec, 19846252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 125/210 85/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 20281638 m, 147579 m/sec, 77543787 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 125/196 3/5 DLCflexbar-PT-2a-CTLFireability-2023-12 718179 m, 5885 m/sec, 20701727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 130/210 88/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 21007270 m, 145126 m/sec, 80672411 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 130/196 4/5 DLCflexbar-PT-2a-CTLFireability-2023-12 748165 m, 5997 m/sec, 21565820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 176/210 90/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 21422004 m, 82946 m/sec, 82418107 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 180/196 4/5 DLCflexbar-PT-2a-CTLFireability-2023-12 767024 m, 3771 m/sec, 22104073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 CTL EXCL 249/210 90/2000 DLCflexbar-PT-2a-CTLFireability-2024-09 21424408 m, 480 m/sec, 82428968 t fired, .
[[35mlola[0m][.] 57 CTL EXCL 254/196 4/5 DLCflexbar-PT-2a-CTLFireability-2023-12 767160 m, 27 m/sec, 22108022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 48 (type EXCL) for DLCflexbar-PT-2a-CTLFireability-2024-09 (local timeout)
[[35mlola[0m][W] CANCELED task # 57 (type EXCL) for DLCflexbar-PT-2a-CTLFireability-2023-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2024-00: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCflexbar-PT-2a-CTLFireability-2023-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-04: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-05: EU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-07: EFAGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-08: DISJ 0 3 0 0 5 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2024-11: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCflexbar-PT-2a-CTLFireability-2023-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 32 DLCflexbar-PT-2a-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 201 sec
[[35mlola[0m][I] memory limit: 2000 pages
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-2a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-2a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276200002"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-2a.tgz
mv DLCflexbar-PT-2a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;