About the Execution of LoLA for DES-PT-50b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16197.451 | 1024346.00 | 1042234.00 | 3151.80 | ??F?T??????F??T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r093-tall-171624191500740.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DES-PT-50b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r093-tall-171624191500740
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 696K
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 71K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K May 19 07:08 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K May 19 15:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K May 19 07:15 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:09 LTLFireability.xml
-rw-r--r-- 1 mcc users 18K Apr 12 08:06 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 204K Apr 12 08:06 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 08:05 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 96K Apr 12 08:05 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Apr 22 14:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Apr 22 14:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 127K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-50b-LTLFireability-00
FORMULA_NAME DES-PT-50b-LTLFireability-01
FORMULA_NAME DES-PT-50b-LTLFireability-02
FORMULA_NAME DES-PT-50b-LTLFireability-03
FORMULA_NAME DES-PT-50b-LTLFireability-04
FORMULA_NAME DES-PT-50b-LTLFireability-05
FORMULA_NAME DES-PT-50b-LTLFireability-06
FORMULA_NAME DES-PT-50b-LTLFireability-07
FORMULA_NAME DES-PT-50b-LTLFireability-08
FORMULA_NAME DES-PT-50b-LTLFireability-09
FORMULA_NAME DES-PT-50b-LTLFireability-10
FORMULA_NAME DES-PT-50b-LTLFireability-11
FORMULA_NAME DES-PT-50b-LTLFireability-12
FORMULA_NAME DES-PT-50b-LTLFireability-13
FORMULA_NAME DES-PT-50b-LTLFireability-14
FORMULA_NAME DES-PT-50b-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717311314984
FORMULA DES-PT-50b-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-50b-LTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-50b-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-50b-LTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717312339330
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 DES-PT-50b-LTLFireability-02
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 12 DES-PT-50b-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for DES-PT-50b-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 85
[[35mlola[0m][I] fired transitions : 85
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 12 DES-PT-50b-LTLFireability-04
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for DES-PT-50b-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 56 (type EQUN) for DES-PT-50b-LTLFireability-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 DES-PT-50b-LTLFireability-11
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for DES-PT-50b-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 85
[[35mlola[0m][I] fired transitions : 85
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 45 DES-PT-50b-LTLFireability-15
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for DES-PT-50b-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 DES-PT-50b-LTLFireability-14
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for DES-PT-50b-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 DES-PT-50b-LTLFireability-13
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for DES-PT-50b-LTLFireability-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 4/299 3/2000 DES-PT-50b-LTLFireability-13 393376 m, 78675 m/sec, 2043602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 9/299 6/2000 DES-PT-50b-LTLFireability-13 792438 m, 79812 m/sec, 4257042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 14/299 8/2000 DES-PT-50b-LTLFireability-13 1184821 m, 78476 m/sec, 6416527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 19/299 11/2000 DES-PT-50b-LTLFireability-13 1558077 m, 74651 m/sec, 8614436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 24/299 13/2000 DES-PT-50b-LTLFireability-13 1889720 m, 66328 m/sec, 10794187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 29/299 15/2000 DES-PT-50b-LTLFireability-13 2229435 m, 67943 m/sec, 13010529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 34/299 17/2000 DES-PT-50b-LTLFireability-13 2557044 m, 65521 m/sec, 15143952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 39/299 19/2000 DES-PT-50b-LTLFireability-13 2875338 m, 63658 m/sec, 17226152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 44/299 21/2000 DES-PT-50b-LTLFireability-13 3210554 m, 67043 m/sec, 19381567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 49/299 23/2000 DES-PT-50b-LTLFireability-13 3537246 m, 65338 m/sec, 21527366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 54/299 26/2000 DES-PT-50b-LTLFireability-13 3865840 m, 65718 m/sec, 23679285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 59/299 28/2000 DES-PT-50b-LTLFireability-13 4168014 m, 60434 m/sec, 25717676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 64/299 30/2000 DES-PT-50b-LTLFireability-13 4543284 m, 75054 m/sec, 27868924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 69/299 32/2000 DES-PT-50b-LTLFireability-13 4902775 m, 71898 m/sec, 30009593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 74/299 34/2000 DES-PT-50b-LTLFireability-13 5227144 m, 64873 m/sec, 32143293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 79/299 37/2000 DES-PT-50b-LTLFireability-13 5536492 m, 61869 m/sec, 34276117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 84/299 39/2000 DES-PT-50b-LTLFireability-13 5851426 m, 62986 m/sec, 36394868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 89/299 41/2000 DES-PT-50b-LTLFireability-13 6162485 m, 62211 m/sec, 38541587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 94/299 43/2000 DES-PT-50b-LTLFireability-13 6469688 m, 61440 m/sec, 40674313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 99/299 45/2000 DES-PT-50b-LTLFireability-13 6830812 m, 72224 m/sec, 42769025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 104/299 47/2000 DES-PT-50b-LTLFireability-13 7193780 m, 72593 m/sec, 44907519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 109/299 49/2000 DES-PT-50b-LTLFireability-13 7518370 m, 64918 m/sec, 47000960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 114/299 51/2000 DES-PT-50b-LTLFireability-13 7814342 m, 59194 m/sec, 49044192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 119/299 53/2000 DES-PT-50b-LTLFireability-13 8115645 m, 60260 m/sec, 51100621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 124/299 55/2000 DES-PT-50b-LTLFireability-13 8423254 m, 61521 m/sec, 53189973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 129/299 57/2000 DES-PT-50b-LTLFireability-13 8730179 m, 61385 m/sec, 55289473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 134/299 59/2000 DES-PT-50b-LTLFireability-13 9013788 m, 56721 m/sec, 57411436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 139/299 61/2000 DES-PT-50b-LTLFireability-13 9257402 m, 48722 m/sec, 59520698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 144/299 63/2000 DES-PT-50b-LTLFireability-13 9564596 m, 61438 m/sec, 61659502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 149/299 65/2000 DES-PT-50b-LTLFireability-13 9939458 m, 74972 m/sec, 63807731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 154/299 68/2000 DES-PT-50b-LTLFireability-13 10303511 m, 72810 m/sec, 65933573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 159/299 70/2000 DES-PT-50b-LTLFireability-13 10624317 m, 64161 m/sec, 67978377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 164/299 72/2000 DES-PT-50b-LTLFireability-13 10945635 m, 64263 m/sec, 70145486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 169/299 74/2000 DES-PT-50b-LTLFireability-13 11252539 m, 61380 m/sec, 72252216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 174/299 76/2000 DES-PT-50b-LTLFireability-13 11564232 m, 62338 m/sec, 74260555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 179/299 78/2000 DES-PT-50b-LTLFireability-13 11867365 m, 60626 m/sec, 76303407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 184/299 80/2000 DES-PT-50b-LTLFireability-13 12183960 m, 63319 m/sec, 78455212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 189/299 82/2000 DES-PT-50b-LTLFireability-13 12523514 m, 67910 m/sec, 80469124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 194/299 84/2000 DES-PT-50b-LTLFireability-13 12843355 m, 63968 m/sec, 82490695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 199/299 86/2000 DES-PT-50b-LTLFireability-13 13143445 m, 60018 m/sec, 84583161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 204/299 88/2000 DES-PT-50b-LTLFireability-13 13425808 m, 56472 m/sec, 86541390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 209/299 90/2000 DES-PT-50b-LTLFireability-13 13710648 m, 56968 m/sec, 88537207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 214/299 92/2000 DES-PT-50b-LTLFireability-13 14053670 m, 68604 m/sec, 90635999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 219/299 94/2000 DES-PT-50b-LTLFireability-13 14385317 m, 66329 m/sec, 92662472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 224/299 96/2000 DES-PT-50b-LTLFireability-13 14642212 m, 51379 m/sec, 94468533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 229/299 98/2000 DES-PT-50b-LTLFireability-13 14945485 m, 60654 m/sec, 96560483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 234/299 100/2000 DES-PT-50b-LTLFireability-13 15247471 m, 60397 m/sec, 98682114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 239/299 101/2000 DES-PT-50b-LTLFireability-13 15522442 m, 54994 m/sec, 100730564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 244/299 103/2000 DES-PT-50b-LTLFireability-13 15755050 m, 46521 m/sec, 102764637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 249/299 105/2000 DES-PT-50b-LTLFireability-13 16085739 m, 66137 m/sec, 104861106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 254/299 108/2000 DES-PT-50b-LTLFireability-13 16462980 m, 75448 m/sec, 107023255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 259/299 110/2000 DES-PT-50b-LTLFireability-13 16831292 m, 73662 m/sec, 109179342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 264/299 112/2000 DES-PT-50b-LTLFireability-13 17145081 m, 62757 m/sec, 111262880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 269/299 114/2000 DES-PT-50b-LTLFireability-13 17459994 m, 62982 m/sec, 113385956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 274/299 116/2000 DES-PT-50b-LTLFireability-13 17785771 m, 65155 m/sec, 115529209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 279/299 118/2000 DES-PT-50b-LTLFireability-13 18102631 m, 63372 m/sec, 117665342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 284/299 120/2000 DES-PT-50b-LTLFireability-13 18416191 m, 62712 m/sec, 119769802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 289/299 122/2000 DES-PT-50b-LTLFireability-13 18705473 m, 57856 m/sec, 121653169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 294/299 124/2000 DES-PT-50b-LTLFireability-13 19053406 m, 69586 m/sec, 123734885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 299/299 126/2000 DES-PT-50b-LTLFireability-13 19364557 m, 62230 m/sec, 125803105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 40 (type EXCL) for DES-PT-50b-LTLFireability-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 DES-PT-50b-LTLFireability-12
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 DES-PT-50b-LTLFireability-13
[[35mlola[0m][I] time limit : 3295 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 5/299 2/2000 DES-PT-50b-LTLFireability-12 289654 m, 57930 m/sec, 2183027 t fired, .
[[35mlola[0m][.] 40 LTL EXCL 5/3295 3/5 DES-PT-50b-LTLFireability-13 394237 m, -3794064 m/sec, 2049213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 10/299 4/2000 DES-PT-50b-LTLFireability-12 528357 m, 47740 m/sec, 4188740 t fired, .
[[35mlola[0m][.] 40 LTL EXCL 10/274 5/5 DES-PT-50b-LTLFireability-13 760590 m, 73270 m/sec, 4076059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 40 (type EXCL) for DES-PT-50b-LTLFireability-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 15/299 6/2000 DES-PT-50b-LTLFireability-12 801591 m, 54646 m/sec, 6463389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 20/299 8/2000 DES-PT-50b-LTLFireability-12 1072925 m, 54266 m/sec, 8721682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 25/299 9/2000 DES-PT-50b-LTLFireability-12 1329411 m, 51297 m/sec, 10945187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 30/299 11/2000 DES-PT-50b-LTLFireability-12 1583585 m, 50834 m/sec, 13177236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 35/299 13/2000 DES-PT-50b-LTLFireability-12 1813074 m, 45897 m/sec, 15423416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 40/299 14/2000 DES-PT-50b-LTLFireability-12 2037248 m, 44834 m/sec, 17642024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 45/299 16/2000 DES-PT-50b-LTLFireability-12 2261370 m, 44824 m/sec, 19833799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 50/299 17/2000 DES-PT-50b-LTLFireability-12 2477089 m, 43143 m/sec, 21963860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 55/299 18/2000 DES-PT-50b-LTLFireability-12 2686689 m, 41920 m/sec, 24092004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 60/299 20/2000 DES-PT-50b-LTLFireability-12 2918017 m, 46265 m/sec, 26202324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 65/299 22/2000 DES-PT-50b-LTLFireability-12 3139050 m, 44206 m/sec, 28381752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 70/299 23/2000 DES-PT-50b-LTLFireability-12 3362566 m, 44703 m/sec, 30568338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 75/299 25/2000 DES-PT-50b-LTLFireability-12 3588298 m, 45146 m/sec, 32798986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 80/299 26/2000 DES-PT-50b-LTLFireability-12 3802473 m, 42835 m/sec, 34895767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 85/299 27/2000 DES-PT-50b-LTLFireability-12 4019975 m, 43500 m/sec, 37062030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 90/299 29/2000 DES-PT-50b-LTLFireability-12 4253272 m, 46659 m/sec, 39239129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 95/299 31/2000 DES-PT-50b-LTLFireability-12 4502518 m, 49849 m/sec, 41449357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 100/299 32/2000 DES-PT-50b-LTLFireability-12 4741628 m, 47822 m/sec, 43566736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 105/299 34/2000 DES-PT-50b-LTLFireability-12 4988102 m, 49294 m/sec, 45777825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 110/299 35/2000 DES-PT-50b-LTLFireability-12 5202247 m, 42829 m/sec, 47952478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 115/299 37/2000 DES-PT-50b-LTLFireability-12 5412480 m, 42046 m/sec, 50124335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 120/299 38/2000 DES-PT-50b-LTLFireability-12 5619626 m, 41429 m/sec, 52259618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 125/299 39/2000 DES-PT-50b-LTLFireability-12 5823210 m, 40716 m/sec, 54294522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 130/299 41/2000 DES-PT-50b-LTLFireability-12 6026200 m, 40598 m/sec, 56396759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 135/299 42/2000 DES-PT-50b-LTLFireability-12 6234511 m, 41662 m/sec, 58557059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 140/299 44/2000 DES-PT-50b-LTLFireability-12 6436798 m, 40457 m/sec, 60655232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 145/299 45/2000 DES-PT-50b-LTLFireability-12 6668481 m, 46336 m/sec, 62715270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 150/299 47/2000 DES-PT-50b-LTLFireability-12 6912373 m, 48778 m/sec, 64875735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 155/299 48/2000 DES-PT-50b-LTLFireability-12 7161801 m, 49885 m/sec, 67058929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 160/299 50/2000 DES-PT-50b-LTLFireability-12 7387510 m, 45141 m/sec, 69144117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 165/299 51/2000 DES-PT-50b-LTLFireability-12 7585861 m, 39670 m/sec, 71204763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 170/299 53/2000 DES-PT-50b-LTLFireability-12 7792622 m, 41352 m/sec, 73340864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 175/299 54/2000 DES-PT-50b-LTLFireability-12 8000355 m, 41546 m/sec, 75494442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 180/299 56/2000 DES-PT-50b-LTLFireability-12 8216922 m, 43313 m/sec, 77654312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 185/299 57/2000 DES-PT-50b-LTLFireability-12 8413192 m, 39254 m/sec, 79679037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 190/299 58/2000 DES-PT-50b-LTLFireability-12 8622612 m, 41884 m/sec, 81842717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 195/299 60/2000 DES-PT-50b-LTLFireability-12 8819035 m, 39284 m/sec, 83902501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 200/299 61/2000 DES-PT-50b-LTLFireability-12 9006889 m, 37570 m/sec, 86029852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 205/299 62/2000 DES-PT-50b-LTLFireability-12 9171182 m, 32858 m/sec, 88127111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 210/299 63/2000 DES-PT-50b-LTLFireability-12 9329696 m, 31702 m/sec, 90207142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 215/299 64/2000 DES-PT-50b-LTLFireability-12 9545089 m, 43078 m/sec, 92318198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 220/299 66/2000 DES-PT-50b-LTLFireability-12 9803445 m, 51671 m/sec, 94534666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 225/299 68/2000 DES-PT-50b-LTLFireability-12 10060433 m, 51397 m/sec, 96738564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 230/299 70/2000 DES-PT-50b-LTLFireability-12 10301238 m, 48161 m/sec, 98881043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 235/299 71/2000 DES-PT-50b-LTLFireability-12 10533661 m, 46484 m/sec, 101052819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 240/299 72/2000 DES-PT-50b-LTLFireability-12 10745505 m, 42368 m/sec, 103195161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 245/299 74/2000 DES-PT-50b-LTLFireability-12 10961130 m, 43125 m/sec, 105373702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 250/299 75/2000 DES-PT-50b-LTLFireability-12 11175464 m, 42866 m/sec, 107565311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 255/299 77/2000 DES-PT-50b-LTLFireability-12 11386167 m, 42140 m/sec, 109595314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 260/299 78/2000 DES-PT-50b-LTLFireability-12 11601047 m, 42976 m/sec, 111769491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 265/299 80/2000 DES-PT-50b-LTLFireability-12 11815910 m, 42972 m/sec, 113926082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 270/299 81/2000 DES-PT-50b-LTLFireability-12 12030987 m, 43015 m/sec, 116082086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 275/299 82/2000 DES-PT-50b-LTLFireability-12 12239192 m, 41641 m/sec, 118128395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 280/299 84/2000 DES-PT-50b-LTLFireability-12 12469202 m, 46002 m/sec, 120212786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 285/299 86/2000 DES-PT-50b-LTLFireability-12 12701950 m, 46549 m/sec, 122335506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 290/299 87/2000 DES-PT-50b-LTLFireability-12 12913351 m, 42280 m/sec, 124469922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 295/299 88/2000 DES-PT-50b-LTLFireability-12 13111120 m, 39553 m/sec, 126560131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 37 (type EXCL) for DES-PT-50b-LTLFireability-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 DES-PT-50b-LTLFireability-05
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 DES-PT-50b-LTLFireability-12
[[35mlola[0m][I] time limit : 2995 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for DES-PT-50b-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 85
[[35mlola[0m][I] fired transitions : 85
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 5/299 2/5 DES-PT-50b-LTLFireability-12 282912 m, -2565641 m/sec, 2134238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 37 LTL EXCL 10/299 4/5 DES-PT-50b-LTLFireability-12 543383 m, 52094 m/sec, 4318203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 37 (type EXCL) for DES-PT-50b-LTLFireability-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DES-PT-50b-LTLFireability-01
[[35mlola[0m][I] time limit : 331 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for DES-PT-50b-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 85
[[35mlola[0m][I] fired transitions : 85
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DES-PT-50b-LTLFireability-00
[[35mlola[0m][I] time limit : 372 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for DES-PT-50b-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 85
[[35mlola[0m][I] fired transitions : 85
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 DES-PT-50b-LTLFireability-10
[[35mlola[0m][I] time limit : 425 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for DES-PT-50b-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 27
[[35mlola[0m][I] fired transitions : 27
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 DES-PT-50b-LTLFireability-06
[[35mlola[0m][I] time limit : 496 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for DES-PT-50b-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 29
[[35mlola[0m][I] fired transitions : 29
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 DES-PT-50b-LTLFireability-09
[[35mlola[0m][I] time limit : 596 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 5/596 6/2000 DES-PT-50b-LTLFireability-09 852308 m, 170461 m/sec, 1952561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 10/596 15/2000 DES-PT-50b-LTLFireability-09 2079545 m, 245447 m/sec, 3814347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 15/596 23/2000 DES-PT-50b-LTLFireability-09 3283226 m, 240736 m/sec, 5475147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 20/596 31/2000 DES-PT-50b-LTLFireability-09 4442455 m, 231845 m/sec, 7087601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 25/596 39/2000 DES-PT-50b-LTLFireability-09 5494308 m, 210370 m/sec, 8711422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 30/596 46/2000 DES-PT-50b-LTLFireability-09 6499500 m, 201038 m/sec, 10270503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 35/596 54/2000 DES-PT-50b-LTLFireability-09 7692563 m, 238612 m/sec, 11924592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 40/596 61/2000 DES-PT-50b-LTLFireability-09 8655897 m, 192666 m/sec, 13425119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 45/596 70/2000 DES-PT-50b-LTLFireability-09 9942758 m, 257372 m/sec, 15067711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 50/596 77/2000 DES-PT-50b-LTLFireability-09 10938441 m, 199136 m/sec, 16441315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 55/596 84/2000 DES-PT-50b-LTLFireability-09 11972194 m, 206750 m/sec, 17965261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 60/596 92/2000 DES-PT-50b-LTLFireability-09 13127622 m, 231085 m/sec, 19589032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 65/596 101/2000 DES-PT-50b-LTLFireability-09 14394677 m, 253411 m/sec, 21212778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 70/596 109/2000 DES-PT-50b-LTLFireability-09 15605455 m, 242155 m/sec, 22859099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 75/596 118/2000 DES-PT-50b-LTLFireability-09 16850921 m, 249093 m/sec, 24522514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 80/596 127/2000 DES-PT-50b-LTLFireability-09 18131109 m, 256037 m/sec, 26210330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 85/596 134/2000 DES-PT-50b-LTLFireability-09 19243735 m, 222525 m/sec, 27860125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 90/596 141/2000 DES-PT-50b-LTLFireability-09 20158226 m, 182898 m/sec, 29451921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 95/596 147/2000 DES-PT-50b-LTLFireability-09 21120761 m, 192507 m/sec, 31051012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 100/596 155/2000 DES-PT-50b-LTLFireability-09 22213091 m, 218466 m/sec, 32648225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 105/596 163/2000 DES-PT-50b-LTLFireability-09 23315882 m, 220558 m/sec, 34271341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 110/596 171/2000 DES-PT-50b-LTLFireability-09 24439687 m, 224761 m/sec, 35873719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 115/596 178/2000 DES-PT-50b-LTLFireability-09 25517180 m, 215498 m/sec, 37491683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 120/596 186/2000 DES-PT-50b-LTLFireability-09 26718217 m, 240207 m/sec, 39076458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 125/596 193/2000 DES-PT-50b-LTLFireability-09 27665242 m, 189405 m/sec, 40454367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 130/596 199/2000 DES-PT-50b-LTLFireability-09 28599528 m, 186857 m/sec, 41828298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 135/596 206/2000 DES-PT-50b-LTLFireability-09 29579065 m, 195907 m/sec, 43313800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 140/596 213/2000 DES-PT-50b-LTLFireability-09 30557728 m, 195732 m/sec, 44818757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 145/596 222/2000 DES-PT-50b-LTLFireability-09 31795514 m, 247557 m/sec, 46372133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 150/596 229/2000 DES-PT-50b-LTLFireability-09 32930252 m, 226947 m/sec, 47912823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 155/596 238/2000 DES-PT-50b-LTLFireability-09 34084123 m, 230774 m/sec, 49397473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 160/596 246/2000 DES-PT-50b-LTLFireability-09 35320395 m, 247254 m/sec, 50988275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 165/596 253/2000 DES-PT-50b-LTLFireability-09 36356761 m, 207273 m/sec, 52451018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 170/596 262/2000 DES-PT-50b-LTLFireability-09 37609156 m, 250479 m/sec, 54123095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 175/596 271/2000 DES-PT-50b-LTLFireability-09 38826006 m, 243370 m/sec, 55683807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 180/596 278/2000 DES-PT-50b-LTLFireability-09 39886972 m, 212193 m/sec, 57216955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 185/596 285/2000 DES-PT-50b-LTLFireability-09 40849458 m, 192497 m/sec, 58673038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 190/596 291/2000 DES-PT-50b-LTLFireability-09 41738384 m, 177785 m/sec, 60174973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 195/596 297/2000 DES-PT-50b-LTLFireability-09 42664823 m, 185287 m/sec, 61571138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 200/596 304/2000 DES-PT-50b-LTLFireability-09 43589847 m, 185004 m/sec, 63023064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 205/596 311/2000 DES-PT-50b-LTLFireability-09 44619359 m, 205902 m/sec, 64503513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 210/596 318/2000 DES-PT-50b-LTLFireability-09 45669663 m, 210060 m/sec, 66010653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 215/596 326/2000 DES-PT-50b-LTLFireability-09 46761309 m, 218329 m/sec, 67563516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 220/596 333/2000 DES-PT-50b-LTLFireability-09 47780766 m, 203891 m/sec, 69024881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 225/596 340/2000 DES-PT-50b-LTLFireability-09 48746976 m, 193242 m/sec, 70522959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 230/596 347/2000 DES-PT-50b-LTLFireability-09 49858989 m, 222402 m/sec, 71997778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 235/596 355/2000 DES-PT-50b-LTLFireability-09 50975426 m, 223287 m/sec, 73454443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 240/596 363/2000 DES-PT-50b-LTLFireability-09 52133765 m, 231667 m/sec, 74941743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 245/596 369/2000 DES-PT-50b-LTLFireability-09 53013434 m, 175933 m/sec, 76285475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 250/596 375/2000 DES-PT-50b-LTLFireability-09 53897345 m, 176782 m/sec, 77531582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 255/596 382/2000 DES-PT-50b-LTLFireability-09 54859586 m, 192448 m/sec, 78925765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 600
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 260/596 388/2000 DES-PT-50b-LTLFireability-09 55758851 m, 179853 m/sec, 80273495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 265/596 395/2000 DES-PT-50b-LTLFireability-09 56695342 m, 187298 m/sec, 81652983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 613
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 270/596 402/2000 DES-PT-50b-LTLFireability-09 57743615 m, 209654 m/sec, 83161303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 620
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 275/596 410/2000 DES-PT-50b-LTLFireability-09 58948407 m, 240958 m/sec, 84642171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 628
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 280/596 418/2000 DES-PT-50b-LTLFireability-09 60075342 m, 225387 m/sec, 86134881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 636
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 285/596 426/2000 DES-PT-50b-LTLFireability-09 61170868 m, 219105 m/sec, 87622079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 644
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 290/596 435/2000 DES-PT-50b-LTLFireability-09 62410878 m, 248002 m/sec, 89213713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 295/596 441/2000 DES-PT-50b-LTLFireability-09 63403912 m, 198606 m/sec, 90655929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 300/596 450/2000 DES-PT-50b-LTLFireability-09 64560915 m, 231400 m/sec, 92174428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 668
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 305/596 457/2000 DES-PT-50b-LTLFireability-09 65677115 m, 223240 m/sec, 93701713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 675
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 310/596 465/2000 DES-PT-50b-LTLFireability-09 66812402 m, 227057 m/sec, 95207106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 683
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 315/596 472/2000 DES-PT-50b-LTLFireability-09 67774481 m, 192415 m/sec, 96684919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 690
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 320/596 478/2000 DES-PT-50b-LTLFireability-09 68643581 m, 173820 m/sec, 98182799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 696
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 325/596 485/2000 DES-PT-50b-LTLFireability-09 69594804 m, 190244 m/sec, 99630329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 703
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 330/596 491/2000 DES-PT-50b-LTLFireability-09 70455069 m, 172053 m/sec, 101086454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 709
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 335/596 497/2000 DES-PT-50b-LTLFireability-09 71410347 m, 191055 m/sec, 102523435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 715
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 340/596 504/2000 DES-PT-50b-LTLFireability-09 72452788 m, 208488 m/sec, 104038865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 722
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 345/596 512/2000 DES-PT-50b-LTLFireability-09 73520670 m, 213576 m/sec, 105552109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 730
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 350/596 519/2000 DES-PT-50b-LTLFireability-09 74535532 m, 202972 m/sec, 107034256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 737
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 355/596 526/2000 DES-PT-50b-LTLFireability-09 75518202 m, 196534 m/sec, 108530073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 744
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 360/596 533/2000 DES-PT-50b-LTLFireability-09 76585252 m, 213410 m/sec, 109985526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 751
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 365/596 541/2000 DES-PT-50b-LTLFireability-09 77748799 m, 232709 m/sec, 111512428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 759
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 370/596 549/2000 DES-PT-50b-LTLFireability-09 78887009 m, 227642 m/sec, 112976964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 767
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 375/596 556/2000 DES-PT-50b-LTLFireability-09 79803621 m, 183322 m/sec, 114364081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 774
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 380/596 562/2000 DES-PT-50b-LTLFireability-09 80654724 m, 170220 m/sec, 115556822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 780
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 385/596 568/2000 DES-PT-50b-LTLFireability-09 81537786 m, 176612 m/sec, 116855391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 786
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 390/596 574/2000 DES-PT-50b-LTLFireability-09 82438123 m, 180067 m/sec, 118179470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 792
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 395/596 580/2000 DES-PT-50b-LTLFireability-09 83256364 m, 163648 m/sec, 119414459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 798
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-50b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-50b-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-50b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-50b-LTLFireability-15: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 400/596 586/2000 DES-PT-50b-LTLFireability-09 84248879 m, 198503 m/sec, 120873071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 804
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-50b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DES-PT-50b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r093-tall-171624191500740"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-50b.tgz
mv DES-PT-50b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;