About the Execution of LoLA for DES-PT-30a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 11449.252 | 3600000.00 | 1076988.00 | 9994.10 | ????T????????F?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r093-tall-171624191400700.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DES-PT-30a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r093-tall-171624191400700
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 504K
-rw-r--r-- 1 mcc users 6.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 70K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Apr 22 14:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 22 14:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 12 08:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 130K Apr 12 08:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Apr 12 08:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 52K Apr 12 08:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Apr 22 14:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Apr 22 14:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 70K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-30a-LTLFireability-00
FORMULA_NAME DES-PT-30a-LTLFireability-01
FORMULA_NAME DES-PT-30a-LTLFireability-02
FORMULA_NAME DES-PT-30a-LTLFireability-03
FORMULA_NAME DES-PT-30a-LTLFireability-04
FORMULA_NAME DES-PT-30a-LTLFireability-05
FORMULA_NAME DES-PT-30a-LTLFireability-06
FORMULA_NAME DES-PT-30a-LTLFireability-07
FORMULA_NAME DES-PT-30a-LTLFireability-08
FORMULA_NAME DES-PT-30a-LTLFireability-09
FORMULA_NAME DES-PT-30a-LTLFireability-10
FORMULA_NAME DES-PT-30a-LTLFireability-11
FORMULA_NAME DES-PT-30a-LTLFireability-12
FORMULA_NAME DES-PT-30a-LTLFireability-13
FORMULA_NAME DES-PT-30a-LTLFireability-14
FORMULA_NAME DES-PT-30a-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717284671594
FORMULA DES-PT-30a-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-30a-LTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-30a-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 54 (type CNST) for 51 DES-PT-30a-LTLFireability-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 54 (type CNST) for DES-PT-30a-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 DES-PT-30a-LTLFireability-04
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for DES-PT-30a-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 DES-PT-30a-LTLFireability-06
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 19 DES-PT-30a-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[*** LOG ERROR #0001 ***] [2024-06-01 23:31:12] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 44 DES-PT-30a-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 75 (type FNDP) for 61 DES-PT-30a-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 75 (type FNDP) for DES-PT-30a-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for DES-PT-30a-LTLFireability-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for DES-PT-30a-LTLFireability-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 5/224 3/2000 DES-PT-30a-LTLFireability-06 359413 m, 71882 m/sec, 4026402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 10/224 5/2000 DES-PT-30a-LTLFireability-06 636290 m, 55375 m/sec, 7995264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 15/224 7/2000 DES-PT-30a-LTLFireability-06 894521 m, 51646 m/sec, 11947813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 20/224 8/2000 DES-PT-30a-LTLFireability-06 1142651 m, 49626 m/sec, 15836215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 25/224 10/2000 DES-PT-30a-LTLFireability-06 1386712 m, 48812 m/sec, 19679493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 30/224 11/2000 DES-PT-30a-LTLFireability-06 1633868 m, 49431 m/sec, 23492932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 35/224 13/2000 DES-PT-30a-LTLFireability-06 1871134 m, 47453 m/sec, 27381185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 40/224 15/2000 DES-PT-30a-LTLFireability-06 2110546 m, 47882 m/sec, 31223255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 45/224 16/2000 DES-PT-30a-LTLFireability-06 2355455 m, 48981 m/sec, 35133244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 50/224 18/2000 DES-PT-30a-LTLFireability-06 2584491 m, 45807 m/sec, 38998175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 55/224 19/2000 DES-PT-30a-LTLFireability-06 2791526 m, 41407 m/sec, 42828619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 60/224 21/2000 DES-PT-30a-LTLFireability-06 3006083 m, 42911 m/sec, 46621501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 65/224 22/2000 DES-PT-30a-LTLFireability-06 3227162 m, 44215 m/sec, 50465694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 70/224 24/2000 DES-PT-30a-LTLFireability-06 3440183 m, 42604 m/sec, 54350407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 75/224 25/2000 DES-PT-30a-LTLFireability-06 3637693 m, 39502 m/sec, 58118693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 80/224 27/2000 DES-PT-30a-LTLFireability-06 3883593 m, 49180 m/sec, 62074213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 85/224 28/2000 DES-PT-30a-LTLFireability-06 4102336 m, 43748 m/sec, 65903922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 90/224 29/2000 DES-PT-30a-LTLFireability-06 4303591 m, 40251 m/sec, 69737065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 95/224 31/2000 DES-PT-30a-LTLFireability-06 4565757 m, 52433 m/sec, 73659347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 100/224 33/2000 DES-PT-30a-LTLFireability-06 4787460 m, 44340 m/sec, 77477839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 105/224 34/2000 DES-PT-30a-LTLFireability-06 5040146 m, 50537 m/sec, 81561277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 110/224 36/2000 DES-PT-30a-LTLFireability-06 5265691 m, 45109 m/sec, 85567527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 115/224 37/2000 DES-PT-30a-LTLFireability-06 5482108 m, 43283 m/sec, 89564219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 120/224 39/2000 DES-PT-30a-LTLFireability-06 5707679 m, 45114 m/sec, 93453360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 125/224 41/2000 DES-PT-30a-LTLFireability-06 5954972 m, 49458 m/sec, 97418559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 130/224 43/2000 DES-PT-30a-LTLFireability-06 6244487 m, 57903 m/sec, 101447713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 135/224 44/2000 DES-PT-30a-LTLFireability-06 6505664 m, 52235 m/sec, 105429282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 140/224 46/2000 DES-PT-30a-LTLFireability-06 6745127 m, 47892 m/sec, 109393835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 145/224 48/2000 DES-PT-30a-LTLFireability-06 7003681 m, 51710 m/sec, 113336744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 150/224 49/2000 DES-PT-30a-LTLFireability-06 7259218 m, 51107 m/sec, 117242086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 155/224 51/2000 DES-PT-30a-LTLFireability-06 7513329 m, 50822 m/sec, 121183918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 160/224 53/2000 DES-PT-30a-LTLFireability-06 7739709 m, 45276 m/sec, 125040271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 165/224 54/2000 DES-PT-30a-LTLFireability-06 7940298 m, 40117 m/sec, 128828892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 170/224 55/2000 DES-PT-30a-LTLFireability-06 8164562 m, 44852 m/sec, 132621435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 175/224 57/2000 DES-PT-30a-LTLFireability-06 8393989 m, 45885 m/sec, 136272245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 180/224 59/2000 DES-PT-30a-LTLFireability-06 8636096 m, 48421 m/sec, 139896813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 185/224 60/2000 DES-PT-30a-LTLFireability-06 8858585 m, 44497 m/sec, 143503305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 190/224 62/2000 DES-PT-30a-LTLFireability-06 9099904 m, 48263 m/sec, 147209137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 195/224 63/2000 DES-PT-30a-LTLFireability-06 9324901 m, 44999 m/sec, 150765555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 200/224 65/2000 DES-PT-30a-LTLFireability-06 9602263 m, 55472 m/sec, 154618230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 205/224 67/2000 DES-PT-30a-LTLFireability-06 9844151 m, 48377 m/sec, 158474872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 210/224 68/2000 DES-PT-30a-LTLFireability-06 10080422 m, 47254 m/sec, 162374489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 215/224 70/2000 DES-PT-30a-LTLFireability-06 10298693 m, 43654 m/sec, 166296153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 220/224 71/2000 DES-PT-30a-LTLFireability-06 10521316 m, 44524 m/sec, 170149429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 23 (type EXCL) for DES-PT-30a-LTLFireability-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 DES-PT-30a-LTLFireability-14
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 DES-PT-30a-LTLFireability-06
[[35mlola[0m][I] time limit : 3374 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for DES-PT-30a-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 68
[[35mlola[0m][I] fired transitions : 91
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 5/224 3/5 DES-PT-30a-LTLFireability-06 364988 m, -2031265 m/sec, 4105826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 10/224 5/5 DES-PT-30a-LTLFireability-06 640840 m, 55170 m/sec, 8063579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 23 (type EXCL) for DES-PT-30a-LTLFireability-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 44 DES-PT-30a-LTLFireability-12
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 5/239 4/2000 DES-PT-30a-LTLFireability-12 550953 m, 110190 m/sec, 3820714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 10/239 8/2000 DES-PT-30a-LTLFireability-12 1018153 m, 93440 m/sec, 7541072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 15/239 11/2000 DES-PT-30a-LTLFireability-12 1457926 m, 87954 m/sec, 11231156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 20/239 14/2000 DES-PT-30a-LTLFireability-12 1871929 m, 82800 m/sec, 14930825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 25/239 16/2000 DES-PT-30a-LTLFireability-12 2294081 m, 84430 m/sec, 18507890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 30/239 19/2000 DES-PT-30a-LTLFireability-12 2707577 m, 82699 m/sec, 22095288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 35/239 23/2000 DES-PT-30a-LTLFireability-12 3165668 m, 91618 m/sec, 25680088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 40/239 26/2000 DES-PT-30a-LTLFireability-12 3616740 m, 90214 m/sec, 29222852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 45/239 29/2000 DES-PT-30a-LTLFireability-12 4033287 m, 83309 m/sec, 32748005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 50/239 31/2000 DES-PT-30a-LTLFireability-12 4455363 m, 84415 m/sec, 36096748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 55/239 35/2000 DES-PT-30a-LTLFireability-12 4921234 m, 93174 m/sec, 39611944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 60/239 38/2000 DES-PT-30a-LTLFireability-12 5331868 m, 82126 m/sec, 43174195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 65/239 40/2000 DES-PT-30a-LTLFireability-12 5735992 m, 80824 m/sec, 46799595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 70/239 43/2000 DES-PT-30a-LTLFireability-12 6117333 m, 76268 m/sec, 50444863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 75/239 46/2000 DES-PT-30a-LTLFireability-12 6475359 m, 71605 m/sec, 54072271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 80/239 48/2000 DES-PT-30a-LTLFireability-12 6863961 m, 77720 m/sec, 57759860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 85/239 51/2000 DES-PT-30a-LTLFireability-12 7246178 m, 76443 m/sec, 61305546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 90/239 53/2000 DES-PT-30a-LTLFireability-12 7614572 m, 73678 m/sec, 64893488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 95/239 57/2000 DES-PT-30a-LTLFireability-12 8057174 m, 88520 m/sec, 68678492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 100/239 59/2000 DES-PT-30a-LTLFireability-12 8449532 m, 78471 m/sec, 72116260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 105/239 62/2000 DES-PT-30a-LTLFireability-12 8793808 m, 68855 m/sec, 75528844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 110/239 64/2000 DES-PT-30a-LTLFireability-12 9181734 m, 77585 m/sec, 78884131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 115/239 68/2000 DES-PT-30a-LTLFireability-12 9654996 m, 94652 m/sec, 82418556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 120/239 71/2000 DES-PT-30a-LTLFireability-12 10119252 m, 92851 m/sec, 86114696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 125/239 74/2000 DES-PT-30a-LTLFireability-12 10545130 m, 85175 m/sec, 89781168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 130/239 77/2000 DES-PT-30a-LTLFireability-12 10947528 m, 80479 m/sec, 93417199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 135/239 79/2000 DES-PT-30a-LTLFireability-12 11332465 m, 76987 m/sec, 97050488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 140/239 82/2000 DES-PT-30a-LTLFireability-12 11732913 m, 80089 m/sec, 100543635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 145/239 85/2000 DES-PT-30a-LTLFireability-12 12150670 m, 83551 m/sec, 104301995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 150/239 88/2000 DES-PT-30a-LTLFireability-12 12610181 m, 91902 m/sec, 107928804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 155/239 91/2000 DES-PT-30a-LTLFireability-12 13054455 m, 88854 m/sec, 111478895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 160/239 94/2000 DES-PT-30a-LTLFireability-12 13424738 m, 74056 m/sec, 114854987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 165/239 97/2000 DES-PT-30a-LTLFireability-12 13837061 m, 82464 m/sec, 118186599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 170/239 100/2000 DES-PT-30a-LTLFireability-12 14294223 m, 91432 m/sec, 121768342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 175/239 103/2000 DES-PT-30a-LTLFireability-12 14724207 m, 85996 m/sec, 125347486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 180/239 106/2000 DES-PT-30a-LTLFireability-12 15115096 m, 78177 m/sec, 128876298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 185/239 109/2000 DES-PT-30a-LTLFireability-12 15555872 m, 88155 m/sec, 132475077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 190/239 111/2000 DES-PT-30a-LTLFireability-12 15942967 m, 77419 m/sec, 135983120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 195/239 114/2000 DES-PT-30a-LTLFireability-12 16311520 m, 73710 m/sec, 139538962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 200/239 116/2000 DES-PT-30a-LTLFireability-12 16671047 m, 71905 m/sec, 143088577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 205/239 119/2000 DES-PT-30a-LTLFireability-12 16997273 m, 65245 m/sec, 146563267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 210/239 121/2000 DES-PT-30a-LTLFireability-12 17361205 m, 72786 m/sec, 150135265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 215/239 124/2000 DES-PT-30a-LTLFireability-12 17719530 m, 71665 m/sec, 153605343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 220/239 126/2000 DES-PT-30a-LTLFireability-12 18072120 m, 70518 m/sec, 157133407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 225/239 129/2000 DES-PT-30a-LTLFireability-12 18480712 m, 81718 m/sec, 160786931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 230/239 132/2000 DES-PT-30a-LTLFireability-12 18862885 m, 76434 m/sec, 164130141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 235/239 134/2000 DES-PT-30a-LTLFireability-12 19193788 m, 66180 m/sec, 167469820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 47 (type EXCL) for DES-PT-30a-LTLFireability-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 37 DES-PT-30a-LTLFireability-11
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 44 DES-PT-30a-LTLFireability-12
[[35mlola[0m][I] time limit : 3119 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 1 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 5/239 4/2000 DES-PT-30a-LTLFireability-11 528066 m, 105613 m/sec, 3651163 t fired, .
[[35mlola[0m][.] 47 LTL EXCL 5/3119 4/5 DES-PT-30a-LTLFireability-12 530535 m, -3732650 m/sec, 3666060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 47 (type EXCL) for DES-PT-30a-LTLFireability-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 10/239 7/2000 DES-PT-30a-LTLFireability-11 937156 m, 81818 m/sec, 7238599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 15/239 9/2000 DES-PT-30a-LTLFireability-11 1313492 m, 75267 m/sec, 10849875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 20/239 12/2000 DES-PT-30a-LTLFireability-11 1714050 m, 80111 m/sec, 14443376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 25/239 15/2000 DES-PT-30a-LTLFireability-11 2080679 m, 73325 m/sec, 17991063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 30/239 17/2000 DES-PT-30a-LTLFireability-11 2480440 m, 79952 m/sec, 21553758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 35/239 19/2000 DES-PT-30a-LTLFireability-11 2800651 m, 64042 m/sec, 25093036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 40/239 22/2000 DES-PT-30a-LTLFireability-11 3144554 m, 68780 m/sec, 28666756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 45/239 24/2000 DES-PT-30a-LTLFireability-11 3491797 m, 69448 m/sec, 32329311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 50/239 26/2000 DES-PT-30a-LTLFireability-11 3853044 m, 72249 m/sec, 35977508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 55/239 29/2000 DES-PT-30a-LTLFireability-11 4196436 m, 68678 m/sec, 39601418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 60/239 31/2000 DES-PT-30a-LTLFireability-11 4570968 m, 74906 m/sec, 43109034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 65/239 34/2000 DES-PT-30a-LTLFireability-11 4944330 m, 74672 m/sec, 46728454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 70/239 36/2000 DES-PT-30a-LTLFireability-11 5308836 m, 72901 m/sec, 50496341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 75/239 39/2000 DES-PT-30a-LTLFireability-11 5659051 m, 70043 m/sec, 54131559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 80/239 41/2000 DES-PT-30a-LTLFireability-11 6087669 m, 85723 m/sec, 57799357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 85/239 44/2000 DES-PT-30a-LTLFireability-11 6505458 m, 83557 m/sec, 61551835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 90/239 47/2000 DES-PT-30a-LTLFireability-11 6902041 m, 79316 m/sec, 65214969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 95/239 50/2000 DES-PT-30a-LTLFireability-11 7311432 m, 81878 m/sec, 68794795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 100/239 52/2000 DES-PT-30a-LTLFireability-11 7675501 m, 72813 m/sec, 72321488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 105/239 54/2000 DES-PT-30a-LTLFireability-11 7998072 m, 64514 m/sec, 75830116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 110/239 57/2000 DES-PT-30a-LTLFireability-11 8361799 m, 72745 m/sec, 79192412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 115/239 59/2000 DES-PT-30a-LTLFireability-11 8739743 m, 75588 m/sec, 82608083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 120/239 62/2000 DES-PT-30a-LTLFireability-11 9106934 m, 73438 m/sec, 85964184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 125/239 65/2000 DES-PT-30a-LTLFireability-11 9530862 m, 84785 m/sec, 89510388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 130/239 68/2000 DES-PT-30a-LTLFireability-11 9956186 m, 85064 m/sec, 93195159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 135/239 70/2000 DES-PT-30a-LTLFireability-11 10282963 m, 65355 m/sec, 96785055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 140/239 72/2000 DES-PT-30a-LTLFireability-11 10627487 m, 68904 m/sec, 100319698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 145/239 74/2000 DES-PT-30a-LTLFireability-11 10991335 m, 72769 m/sec, 103937704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 150/239 76/2000 DES-PT-30a-LTLFireability-11 11302870 m, 62307 m/sec, 107500415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 155/239 79/2000 DES-PT-30a-LTLFireability-11 11681268 m, 75679 m/sec, 111153675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 160/239 81/2000 DES-PT-30a-LTLFireability-11 11980515 m, 59849 m/sec, 114711470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 165/239 83/2000 DES-PT-30a-LTLFireability-11 12270482 m, 57993 m/sec, 118226622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 170/239 85/2000 DES-PT-30a-LTLFireability-11 12606633 m, 67230 m/sec, 121829002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 175/239 87/2000 DES-PT-30a-LTLFireability-11 12885972 m, 55867 m/sec, 125386333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 180/239 89/2000 DES-PT-30a-LTLFireability-11 13218334 m, 66472 m/sec, 129027033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 185/239 91/2000 DES-PT-30a-LTLFireability-11 13522450 m, 60823 m/sec, 132592397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 190/239 94/2000 DES-PT-30a-LTLFireability-11 13858604 m, 67230 m/sec, 136085046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 195/239 96/2000 DES-PT-30a-LTLFireability-11 14184508 m, 65180 m/sec, 139613938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 200/239 98/2000 DES-PT-30a-LTLFireability-11 14513054 m, 65709 m/sec, 143278708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 205/239 100/2000 DES-PT-30a-LTLFireability-11 14832083 m, 63805 m/sec, 146999380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 210/239 102/2000 DES-PT-30a-LTLFireability-11 15137840 m, 61151 m/sec, 150378313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 215/239 105/2000 DES-PT-30a-LTLFireability-11 15526188 m, 77669 m/sec, 154091269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 220/239 107/2000 DES-PT-30a-LTLFireability-11 15885134 m, 71789 m/sec, 157796465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 225/239 110/2000 DES-PT-30a-LTLFireability-11 16234264 m, 69826 m/sec, 161384428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 230/239 112/2000 DES-PT-30a-LTLFireability-11 16580247 m, 69196 m/sec, 164859263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 42 LTL EXCL 235/239 114/2000 DES-PT-30a-LTLFireability-11 16906930 m, 65336 m/sec, 168350524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 42 (type EXCL) for DES-PT-30a-LTLFireability-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-11: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 37 DES-PT-30a-LTLFireability-11
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 37 DES-PT-30a-LTLFireability-11
[[35mlola[0m][I] time limit : 2879 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for DES-PT-30a-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 45
[[35mlola[0m][I] fired transitions : 45
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 42 (type EXCL) for DES-PT-30a-LTLFireability-11 (obsolete)
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 DES-PT-30a-LTLFireability-10
[[35mlola[0m][I] time limit : 261 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for DES-PT-30a-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 46
[[35mlola[0m][I] fired transitions : 46
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 DES-PT-30a-LTLFireability-08
[[35mlola[0m][I] time limit : 287 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for DES-PT-30a-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 DES-PT-30a-LTLFireability-02
[[35mlola[0m][I] time limit : 319 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 5/319 4/2000 DES-PT-30a-LTLFireability-02 543138 m, 108627 m/sec, 3788332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 10/319 8/2000 DES-PT-30a-LTLFireability-02 1009977 m, 93367 m/sec, 7483974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 15/319 11/2000 DES-PT-30a-LTLFireability-02 1449489 m, 87902 m/sec, 11171571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 20/319 13/2000 DES-PT-30a-LTLFireability-02 1858744 m, 81851 m/sec, 14854640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 25/319 16/2000 DES-PT-30a-LTLFireability-02 2292019 m, 86655 m/sec, 18506965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 30/319 19/2000 DES-PT-30a-LTLFireability-02 2722052 m, 86006 m/sec, 22234938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 35/319 23/2000 DES-PT-30a-LTLFireability-02 3187881 m, 93165 m/sec, 25880393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 40/319 26/2000 DES-PT-30a-LTLFireability-02 3658522 m, 94128 m/sec, 29548779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 45/319 29/2000 DES-PT-30a-LTLFireability-02 4067603 m, 81816 m/sec, 33042541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 50/319 32/2000 DES-PT-30a-LTLFireability-02 4483488 m, 83177 m/sec, 36356216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 55/319 35/2000 DES-PT-30a-LTLFireability-02 4939170 m, 91136 m/sec, 39780586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 60/319 38/2000 DES-PT-30a-LTLFireability-02 5347812 m, 81728 m/sec, 43327631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 65/319 40/2000 DES-PT-30a-LTLFireability-02 5742009 m, 78839 m/sec, 46868342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 70/319 43/2000 DES-PT-30a-LTLFireability-02 6123070 m, 76212 m/sec, 50499184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 75/319 46/2000 DES-PT-30a-LTLFireability-02 6473301 m, 70046 m/sec, 54030891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 80/319 48/2000 DES-PT-30a-LTLFireability-02 6851526 m, 75645 m/sec, 57688761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 85/319 51/2000 DES-PT-30a-LTLFireability-02 7240300 m, 77754 m/sec, 61250454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 90/319 53/2000 DES-PT-30a-LTLFireability-02 7612947 m, 74529 m/sec, 64876701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 95/319 57/2000 DES-PT-30a-LTLFireability-02 8043385 m, 86087 m/sec, 68588797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 100/319 59/2000 DES-PT-30a-LTLFireability-02 8437034 m, 78729 m/sec, 72009606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 105/319 62/2000 DES-PT-30a-LTLFireability-02 8787061 m, 70005 m/sec, 75451195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 110/319 64/2000 DES-PT-30a-LTLFireability-02 9170712 m, 76730 m/sec, 78820942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 115/319 68/2000 DES-PT-30a-LTLFireability-02 9642081 m, 94273 m/sec, 82372143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 120/319 71/2000 DES-PT-30a-LTLFireability-02 10110188 m, 93621 m/sec, 86061626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 125/319 74/2000 DES-PT-30a-LTLFireability-02 10538522 m, 85666 m/sec, 89759165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 130/319 77/2000 DES-PT-30a-LTLFireability-02 10943269 m, 80949 m/sec, 93376966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 135/319 79/2000 DES-PT-30a-LTLFireability-02 11322295 m, 75805 m/sec, 96982455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 140/319 82/2000 DES-PT-30a-LTLFireability-02 11714876 m, 78516 m/sec, 100448468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 145/319 85/2000 DES-PT-30a-LTLFireability-02 12137675 m, 84559 m/sec, 104182379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 150/319 88/2000 DES-PT-30a-LTLFireability-02 12590237 m, 90512 m/sec, 107778149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 155/319 91/2000 DES-PT-30a-LTLFireability-02 13033259 m, 88604 m/sec, 111316390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 160/319 94/2000 DES-PT-30a-LTLFireability-02 13413459 m, 76040 m/sec, 114754826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 165/319 97/2000 DES-PT-30a-LTLFireability-02 13810617 m, 79431 m/sec, 118038600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 170/319 100/2000 DES-PT-30a-LTLFireability-02 14260252 m, 89927 m/sec, 121540374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 175/319 103/2000 DES-PT-30a-LTLFireability-02 14686645 m, 85278 m/sec, 125002051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 180/319 105/2000 DES-PT-30a-LTLFireability-02 15076257 m, 77922 m/sec, 128536189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 185/319 108/2000 DES-PT-30a-LTLFireability-02 15516631 m, 88074 m/sec, 132143555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 190/319 111/2000 DES-PT-30a-LTLFireability-02 15914925 m, 79658 m/sec, 135721890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 195/319 114/2000 DES-PT-30a-LTLFireability-02 16292683 m, 75551 m/sec, 139379766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 200/319 116/2000 DES-PT-30a-LTLFireability-02 16659760 m, 73415 m/sec, 142958105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 205/319 119/2000 DES-PT-30a-LTLFireability-02 16988095 m, 65667 m/sec, 146494078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 210/319 121/2000 DES-PT-30a-LTLFireability-02 17333718 m, 69124 m/sec, 149930719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 215/319 124/2000 DES-PT-30a-LTLFireability-02 17693312 m, 71918 m/sec, 153355947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 220/319 126/2000 DES-PT-30a-LTLFireability-02 18041958 m, 69729 m/sec, 156851724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 225/319 129/2000 DES-PT-30a-LTLFireability-02 18451466 m, 81901 m/sec, 160455030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 230/319 132/2000 DES-PT-30a-LTLFireability-02 18836101 m, 76927 m/sec, 163886098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 235/319 134/2000 DES-PT-30a-LTLFireability-02 19169571 m, 66694 m/sec, 167258266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 240/319 136/2000 DES-PT-30a-LTLFireability-02 19511464 m, 68378 m/sec, 170351874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 245/319 139/2000 DES-PT-30a-LTLFireability-02 19870558 m, 71818 m/sec, 173576512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 250/319 141/2000 DES-PT-30a-LTLFireability-02 20269081 m, 79704 m/sec, 177201672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 255/319 144/2000 DES-PT-30a-LTLFireability-02 20636615 m, 73506 m/sec, 180734153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 260/319 146/2000 DES-PT-30a-LTLFireability-02 20978644 m, 68405 m/sec, 184144811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 265/319 150/2000 DES-PT-30a-LTLFireability-02 21494857 m, 103242 m/sec, 187751416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 270/319 153/2000 DES-PT-30a-LTLFireability-02 21964305 m, 93889 m/sec, 191267230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 275/319 156/2000 DES-PT-30a-LTLFireability-02 22381381 m, 83415 m/sec, 194807122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 280/319 160/2000 DES-PT-30a-LTLFireability-02 22890238 m, 101771 m/sec, 198400844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 285/319 163/2000 DES-PT-30a-LTLFireability-02 23371086 m, 96169 m/sec, 201947814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 290/319 166/2000 DES-PT-30a-LTLFireability-02 23795932 m, 84969 m/sec, 205493689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 295/319 170/2000 DES-PT-30a-LTLFireability-02 24292731 m, 99359 m/sec, 209003071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 300/319 172/2000 DES-PT-30a-LTLFireability-02 24707633 m, 82980 m/sec, 212314922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 305/319 175/2000 DES-PT-30a-LTLFireability-02 25119578 m, 82389 m/sec, 215769887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 310/319 178/2000 DES-PT-30a-LTLFireability-02 25542027 m, 84489 m/sec, 219232036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 315/319 181/2000 DES-PT-30a-LTLFireability-02 25923088 m, 76212 m/sec, 222663627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 11 (type EXCL) for DES-PT-30a-LTLFireability-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 6 (type EXCL) for 3 DES-PT-30a-LTLFireability-01
[[35mlola[0m][I] time limit : 319 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 DES-PT-30a-LTLFireability-02
[[35mlola[0m][I] time limit : 2559 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 6 (type EXCL) for DES-PT-30a-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 45
[[35mlola[0m][I] fired transitions : 45
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 11 LTL EXCL 5/365 4/5 DES-PT-30a-LTLFireability-02 539985 m, -5076620 m/sec, 3762601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 11 (type EXCL) for DES-PT-30a-LTLFireability-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-05: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DES-PT-30a-LTLFireability-00
[[35mlola[0m][I] time limit : 424 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for DES-PT-30a-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 177705
[[35mlola[0m][I] fired transitions : 820627
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 44 DES-PT-30a-LTLFireability-12
[[35mlola[0m][I] time limit : 509 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for DES-PT-30a-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 19 DES-PT-30a-LTLFireability-05
[[35mlola[0m][I] time limit : 637 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for DES-PT-30a-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 DES-PT-30a-LTLFireability-07
[[35mlola[0m][I] time limit : 849 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for DES-PT-30a-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 DES-PT-30a-LTLFireability-09
[[35mlola[0m][I] time limit : 1274 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for DES-PT-30a-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 28
[[35mlola[0m][I] fired transitions : 28
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 DES-PT-30a-LTLFireability-03
[[35mlola[0m][I] time limit : 2548 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for DES-PT-30a-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 399998
[[35mlola[0m][I] fired transitions : 574358
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1851 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1856 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1861 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1866 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1871 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1876 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1881 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1886 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1891 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1896 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1901 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1906 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1911 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1916 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1921 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1926 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1931 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1936 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1941 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1946 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1951 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1956 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1961 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1966 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1971 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1976 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1981 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1986 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1991 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1996 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2001 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2006 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2011 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2016 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2021 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2026 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2031 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2036 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2041 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2046 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2051 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2056 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2061 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2066 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2071 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2076 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2081 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2086 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2091 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2096 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2101 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2106 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2111 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2116 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2121 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2126 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2131 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-05: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-30a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-30a-LTLFireability-15: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-30a-LTLFireability-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-30a-LTLFireability-12: CONJ 0 0 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2136 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-30a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DES-PT-30a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r093-tall-171624191400700"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-30a.tgz
mv DES-PT-30a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;