About the Execution of LoLA for DES-PT-01b
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
14155.899 | 3600000.00 | 1114990.00 | 11499.90 | TF?T??TF????F??F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r093-tall-171624191300627.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DES-PT-01b, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r093-tall-171624191300627
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 580K
-rw-r--r-- 1 mcc users 6.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 79K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:36 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 22 14:36 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K May 19 07:15 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K May 19 18:08 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 12 08:07 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 161K Apr 12 08:07 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.1K Apr 12 08:06 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Apr 12 08:06 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Apr 22 14:36 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Apr 22 14:36 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 68K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-01b-LTLCardinality-00
FORMULA_NAME DES-PT-01b-LTLCardinality-01
FORMULA_NAME DES-PT-01b-LTLCardinality-02
FORMULA_NAME DES-PT-01b-LTLCardinality-03
FORMULA_NAME DES-PT-01b-LTLCardinality-04
FORMULA_NAME DES-PT-01b-LTLCardinality-05
FORMULA_NAME DES-PT-01b-LTLCardinality-06
FORMULA_NAME DES-PT-01b-LTLCardinality-07
FORMULA_NAME DES-PT-01b-LTLCardinality-08
FORMULA_NAME DES-PT-01b-LTLCardinality-09
FORMULA_NAME DES-PT-01b-LTLCardinality-10
FORMULA_NAME DES-PT-01b-LTLCardinality-11
FORMULA_NAME DES-PT-01b-LTLCardinality-12
FORMULA_NAME DES-PT-01b-LTLCardinality-13
FORMULA_NAME DES-PT-01b-LTLCardinality-14
FORMULA_NAME DES-PT-01b-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717245188767
FORMULA DES-PT-01b-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-01b-LTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-01b-LTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-01b-LTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-01b-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-01b-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-01b-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 DES-PT-01b-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for DES-PT-01b-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 DES-PT-01b-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for DES-PT-01b-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 DES-PT-01b-LTLCardinality-03
[[35mlola[0m][I] time limit : 253 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for DES-PT-01b-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 DES-PT-01b-LTLCardinality-06
[[35mlola[0m][I] time limit : 273 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type EQUN) for 6 DES-PT-01b-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for DES-PT-01b-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DES-PT-01b-LTLCardinality-01
[[35mlola[0m][I] time limit : 296 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for DES-PT-01b-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 87
[[35mlola[0m][I] fired transitions : 87
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 DES-PT-01b-LTLCardinality-12
[[35mlola[0m][I] time limit : 323 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for DES-PT-01b-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 85
[[35mlola[0m][I] fired transitions : 85
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 DES-PT-01b-LTLCardinality-15
[[35mlola[0m][I] time limit : 355 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for DES-PT-01b-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 85
[[35mlola[0m][I] fired transitions : 85
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 DES-PT-01b-LTLCardinality-14
[[35mlola[0m][I] time limit : 395 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EQUN) for DES-PT-01b-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 5/395 6/2000 DES-PT-01b-LTLCardinality-14 730222 m, 146044 m/sec, 2524779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 10/395 11/2000 DES-PT-01b-LTLCardinality-14 1463834 m, 146722 m/sec, 5384346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 15/395 15/2000 DES-PT-01b-LTLCardinality-14 2094803 m, 126193 m/sec, 8113901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 20/395 20/2000 DES-PT-01b-LTLCardinality-14 2777822 m, 136603 m/sec, 10832775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 25/395 24/2000 DES-PT-01b-LTLCardinality-14 3368584 m, 118152 m/sec, 13579622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 30/395 26/2000 DES-PT-01b-LTLCardinality-14 3732535 m, 72790 m/sec, 16276387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 35/395 29/2000 DES-PT-01b-LTLCardinality-14 4125995 m, 78692 m/sec, 19056806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 40/395 32/2000 DES-PT-01b-LTLCardinality-14 4599266 m, 94654 m/sec, 21934336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 45/395 37/2000 DES-PT-01b-LTLCardinality-14 5264842 m, 133115 m/sec, 24746494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 50/395 41/2000 DES-PT-01b-LTLCardinality-14 5907538 m, 128539 m/sec, 27551323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 55/395 45/2000 DES-PT-01b-LTLCardinality-14 6457046 m, 109901 m/sec, 30200424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 60/395 49/2000 DES-PT-01b-LTLCardinality-14 7063227 m, 121236 m/sec, 32940448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 65/395 53/2000 DES-PT-01b-LTLCardinality-14 7629339 m, 113222 m/sec, 35673393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 70/395 55/2000 DES-PT-01b-LTLCardinality-14 7976832 m, 69498 m/sec, 38199205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 75/395 58/2000 DES-PT-01b-LTLCardinality-14 8301243 m, 64882 m/sec, 40975040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 80/395 60/2000 DES-PT-01b-LTLCardinality-14 8639793 m, 67710 m/sec, 43756069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 85/395 63/2000 DES-PT-01b-LTLCardinality-14 9008335 m, 73708 m/sec, 46597453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 90/395 66/2000 DES-PT-01b-LTLCardinality-14 9428475 m, 84028 m/sec, 49465744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 95/395 70/2000 DES-PT-01b-LTLCardinality-14 10094749 m, 133254 m/sec, 52166666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 100/395 74/2000 DES-PT-01b-LTLCardinality-14 10693798 m, 119809 m/sec, 54790917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 105/395 78/2000 DES-PT-01b-LTLCardinality-14 11274908 m, 116222 m/sec, 57532736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 110/395 82/2000 DES-PT-01b-LTLCardinality-14 11873382 m, 119694 m/sec, 60271092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 115/395 86/2000 DES-PT-01b-LTLCardinality-14 12426466 m, 110616 m/sec, 62945333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 120/395 89/2000 DES-PT-01b-LTLCardinality-14 12866277 m, 87962 m/sec, 65738866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 125/395 92/2000 DES-PT-01b-LTLCardinality-14 13199942 m, 66733 m/sec, 68624342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 130/395 94/2000 DES-PT-01b-LTLCardinality-14 13547355 m, 69482 m/sec, 71385590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 135/395 97/2000 DES-PT-01b-LTLCardinality-14 13994712 m, 89471 m/sec, 74189576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 140/395 101/2000 DES-PT-01b-LTLCardinality-14 14580497 m, 117157 m/sec, 76958919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 145/395 105/2000 DES-PT-01b-LTLCardinality-14 15141106 m, 112121 m/sec, 79664660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 150/395 108/2000 DES-PT-01b-LTLCardinality-14 15655957 m, 102970 m/sec, 82362969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 155/395 112/2000 DES-PT-01b-LTLCardinality-14 16161287 m, 101066 m/sec, 84960398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 160/395 116/2000 DES-PT-01b-LTLCardinality-14 16680439 m, 103830 m/sec, 87612678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 165/395 118/2000 DES-PT-01b-LTLCardinality-14 17112211 m, 86354 m/sec, 90185589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 170/395 121/2000 DES-PT-01b-LTLCardinality-14 17409081 m, 59374 m/sec, 92910605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 175/395 123/2000 DES-PT-01b-LTLCardinality-14 17707211 m, 59626 m/sec, 95703981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 180/395 125/2000 DES-PT-01b-LTLCardinality-14 17995516 m, 57661 m/sec, 98408489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 185/395 127/2000 DES-PT-01b-LTLCardinality-14 18323130 m, 65522 m/sec, 101235060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 190/395 129/2000 DES-PT-01b-LTLCardinality-14 18637355 m, 62845 m/sec, 103956170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 195/395 133/2000 DES-PT-01b-LTLCardinality-14 19251576 m, 122844 m/sec, 106599083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 200/395 138/2000 DES-PT-01b-LTLCardinality-14 19880562 m, 125797 m/sec, 109351561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 205/395 142/2000 DES-PT-01b-LTLCardinality-14 20475505 m, 118988 m/sec, 112052312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 210/395 145/2000 DES-PT-01b-LTLCardinality-14 20999340 m, 104767 m/sec, 114551377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 215/395 149/2000 DES-PT-01b-LTLCardinality-14 21584682 m, 117068 m/sec, 117218790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 220/395 153/2000 DES-PT-01b-LTLCardinality-14 22079469 m, 98957 m/sec, 119899555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 225/395 155/2000 DES-PT-01b-LTLCardinality-14 22408620 m, 65830 m/sec, 122659153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 230/395 157/2000 DES-PT-01b-LTLCardinality-14 22751573 m, 68590 m/sec, 125473599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 235/395 160/2000 DES-PT-01b-LTLCardinality-14 23074712 m, 64627 m/sec, 128275956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 240/395 164/2000 DES-PT-01b-LTLCardinality-14 23687321 m, 122521 m/sec, 131016672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 245/395 168/2000 DES-PT-01b-LTLCardinality-14 24242611 m, 111058 m/sec, 133743784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 250/395 171/2000 DES-PT-01b-LTLCardinality-14 24768503 m, 105178 m/sec, 136344084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 255/395 175/2000 DES-PT-01b-LTLCardinality-14 25253577 m, 97014 m/sec, 138992067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 260/395 178/2000 DES-PT-01b-LTLCardinality-14 25786768 m, 106638 m/sec, 141612452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 265/395 181/2000 DES-PT-01b-LTLCardinality-14 26250634 m, 92773 m/sec, 144103578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 270/395 184/2000 DES-PT-01b-LTLCardinality-14 26561142 m, 62101 m/sec, 146348787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 275/395 185/2000 DES-PT-01b-LTLCardinality-14 26827746 m, 53320 m/sec, 148934464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 280/395 187/2000 DES-PT-01b-LTLCardinality-14 27119405 m, 58331 m/sec, 151551785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 285/395 189/2000 DES-PT-01b-LTLCardinality-14 27379067 m, 51932 m/sec, 154073202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 290/395 191/2000 DES-PT-01b-LTLCardinality-14 27699625 m, 64111 m/sec, 156762541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 295/395 194/2000 DES-PT-01b-LTLCardinality-14 28012576 m, 62590 m/sec, 159464728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 300/395 198/2000 DES-PT-01b-LTLCardinality-14 28715125 m, 140509 m/sec, 162304489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 305/395 203/2000 DES-PT-01b-LTLCardinality-14 29339173 m, 124809 m/sec, 165025332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 310/395 207/2000 DES-PT-01b-LTLCardinality-14 29883623 m, 108890 m/sec, 167779890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 315/395 209/2000 DES-PT-01b-LTLCardinality-14 30255946 m, 74464 m/sec, 170656120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 320/395 213/2000 DES-PT-01b-LTLCardinality-14 30816248 m, 112060 m/sec, 173497225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 325/395 217/2000 DES-PT-01b-LTLCardinality-14 31368482 m, 110446 m/sec, 176111480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 330/395 221/2000 DES-PT-01b-LTLCardinality-14 31923866 m, 111076 m/sec, 178802923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 335/395 223/2000 DES-PT-01b-LTLCardinality-14 32273883 m, 70003 m/sec, 181159589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 340/395 225/2000 DES-PT-01b-LTLCardinality-14 32576211 m, 60465 m/sec, 183810504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 345/395 227/2000 DES-PT-01b-LTLCardinality-14 32900352 m, 64828 m/sec, 186466026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 350/395 231/2000 DES-PT-01b-LTLCardinality-14 33456899 m, 111309 m/sec, 189164177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 355/395 235/2000 DES-PT-01b-LTLCardinality-14 33989863 m, 106592 m/sec, 191702086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 360/395 238/2000 DES-PT-01b-LTLCardinality-14 34508252 m, 103677 m/sec, 194197002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 365/395 241/2000 DES-PT-01b-LTLCardinality-14 34907099 m, 79769 m/sec, 196876427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 370/395 243/2000 DES-PT-01b-LTLCardinality-14 35218756 m, 62331 m/sec, 199623345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 375/395 246/2000 DES-PT-01b-LTLCardinality-14 35678878 m, 92024 m/sec, 202164236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 380/395 250/2000 DES-PT-01b-LTLCardinality-14 36181202 m, 100464 m/sec, 204746955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 385/395 253/2000 DES-PT-01b-LTLCardinality-14 36644765 m, 92712 m/sec, 207258017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 390/395 256/2000 DES-PT-01b-LTLCardinality-14 37085976 m, 88242 m/sec, 209828856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 LTL EXCL 395/395 258/2000 DES-PT-01b-LTLCardinality-14 37353250 m, 53454 m/sec, 212458589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 43 (type EXCL) for DES-PT-01b-LTLCardinality-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 DES-PT-01b-LTLCardinality-11
[[35mlola[0m][I] time limit : 394 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 DES-PT-01b-LTLCardinality-14
[[35mlola[0m][I] time limit : 3155 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for DES-PT-01b-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 43 (type EXCL) for DES-PT-01b-LTLCardinality-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 DES-PT-01b-LTLCardinality-09
[[35mlola[0m][I] time limit : 450 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for DES-PT-01b-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 16
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 DES-PT-01b-LTLCardinality-08
[[35mlola[0m][I] time limit : 525 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for DES-PT-01b-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 155443
[[35mlola[0m][I] fired transitions : 523066
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 DES-PT-01b-LTLCardinality-05
[[35mlola[0m][I] time limit : 629 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 4/629 4/2000 DES-PT-01b-LTLCardinality-05 537430 m, 107486 m/sec, 2456670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 9/629 8/2000 DES-PT-01b-LTLCardinality-05 1151888 m, 122891 m/sec, 5514027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 14/629 12/2000 DES-PT-01b-LTLCardinality-05 1650724 m, 99767 m/sec, 8602835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 19/629 15/2000 DES-PT-01b-LTLCardinality-05 2184591 m, 106773 m/sec, 11538658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 24/629 19/2000 DES-PT-01b-LTLCardinality-05 2704988 m, 104079 m/sec, 14454110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 29/629 22/2000 DES-PT-01b-LTLCardinality-05 3252914 m, 109585 m/sec, 17383149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 34/629 26/2000 DES-PT-01b-LTLCardinality-05 3743968 m, 98210 m/sec, 20296223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 39/629 29/2000 DES-PT-01b-LTLCardinality-05 4223949 m, 95996 m/sec, 23089177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 44/629 32/2000 DES-PT-01b-LTLCardinality-05 4770072 m, 109224 m/sec, 25972996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 49/629 36/2000 DES-PT-01b-LTLCardinality-05 5270284 m, 100042 m/sec, 28948644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 54/629 39/2000 DES-PT-01b-LTLCardinality-05 5712838 m, 88510 m/sec, 31826945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 59/629 41/2000 DES-PT-01b-LTLCardinality-05 6096376 m, 76707 m/sec, 34758723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 64/629 45/2000 DES-PT-01b-LTLCardinality-05 6682542 m, 117233 m/sec, 37773967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 69/629 49/2000 DES-PT-01b-LTLCardinality-05 7183751 m, 100241 m/sec, 40601441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 74/629 52/2000 DES-PT-01b-LTLCardinality-05 7665302 m, 96310 m/sec, 43441244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 79/629 55/2000 DES-PT-01b-LTLCardinality-05 8163170 m, 99573 m/sec, 46195752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 84/629 59/2000 DES-PT-01b-LTLCardinality-05 8669836 m, 101333 m/sec, 49127215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 89/629 62/2000 DES-PT-01b-LTLCardinality-05 9164778 m, 98988 m/sec, 52029983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 94/629 65/2000 DES-PT-01b-LTLCardinality-05 9653800 m, 97804 m/sec, 54906512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 99/629 68/2000 DES-PT-01b-LTLCardinality-05 10088603 m, 86960 m/sec, 57602985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 104/629 71/2000 DES-PT-01b-LTLCardinality-05 10495951 m, 81469 m/sec, 60402349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 109/629 75/2000 DES-PT-01b-LTLCardinality-05 11065888 m, 113987 m/sec, 63313122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 114/629 78/2000 DES-PT-01b-LTLCardinality-05 11538638 m, 94550 m/sec, 66221412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 119/629 81/2000 DES-PT-01b-LTLCardinality-05 12034273 m, 99127 m/sec, 69041313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 124/629 85/2000 DES-PT-01b-LTLCardinality-05 12593180 m, 111781 m/sec, 72060793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 129/629 88/2000 DES-PT-01b-LTLCardinality-05 13079698 m, 97303 m/sec, 75105416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 134/629 92/2000 DES-PT-01b-LTLCardinality-05 13629057 m, 109871 m/sec, 78052813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 139/629 95/2000 DES-PT-01b-LTLCardinality-05 14083914 m, 90971 m/sec, 80832074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 144/629 98/2000 DES-PT-01b-LTLCardinality-05 14491925 m, 81602 m/sec, 83647075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 149/629 100/2000 DES-PT-01b-LTLCardinality-05 14885876 m, 78790 m/sec, 86601604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 154/629 103/2000 DES-PT-01b-LTLCardinality-05 15267626 m, 76350 m/sec, 89598200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 159/629 105/2000 DES-PT-01b-LTLCardinality-05 15648118 m, 76098 m/sec, 92515932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 164/629 108/2000 DES-PT-01b-LTLCardinality-05 16024496 m, 75275 m/sec, 95459008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 169/629 110/2000 DES-PT-01b-LTLCardinality-05 16399214 m, 74943 m/sec, 98408233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 174/629 113/2000 DES-PT-01b-LTLCardinality-05 16744725 m, 69102 m/sec, 101220599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 179/629 115/2000 DES-PT-01b-LTLCardinality-05 17032268 m, 57508 m/sec, 104054511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 184/629 118/2000 DES-PT-01b-LTLCardinality-05 17549903 m, 103527 m/sec, 106774342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 189/629 122/2000 DES-PT-01b-LTLCardinality-05 18121939 m, 114407 m/sec, 109592113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 194/629 124/2000 DES-PT-01b-LTLCardinality-05 18545089 m, 84630 m/sec, 112172737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 199/629 128/2000 DES-PT-01b-LTLCardinality-05 19067939 m, 104570 m/sec, 114942472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 204/629 131/2000 DES-PT-01b-LTLCardinality-05 19493500 m, 85112 m/sec, 117597498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 209/629 134/2000 DES-PT-01b-LTLCardinality-05 19970418 m, 95383 m/sec, 120183826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 214/629 137/2000 DES-PT-01b-LTLCardinality-05 20478986 m, 101713 m/sec, 123017738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 219/629 140/2000 DES-PT-01b-LTLCardinality-05 20950742 m, 94351 m/sec, 125805273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 224/629 143/2000 DES-PT-01b-LTLCardinality-05 21453894 m, 100630 m/sec, 128597432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 229/629 147/2000 DES-PT-01b-LTLCardinality-05 21956218 m, 100464 m/sec, 131341411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 234/629 149/2000 DES-PT-01b-LTLCardinality-05 22410117 m, 90779 m/sec, 134007500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 239/629 152/2000 DES-PT-01b-LTLCardinality-05 22816650 m, 81306 m/sec, 136651823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 244/629 154/2000 DES-PT-01b-LTLCardinality-05 23164710 m, 69612 m/sec, 139289102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 249/629 158/2000 DES-PT-01b-LTLCardinality-05 23703455 m, 107749 m/sec, 142080306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 254/629 161/2000 DES-PT-01b-LTLCardinality-05 24187962 m, 96901 m/sec, 144851866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 259/629 164/2000 DES-PT-01b-LTLCardinality-05 24654682 m, 93344 m/sec, 147510869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 264/629 167/2000 DES-PT-01b-LTLCardinality-05 25139398 m, 96943 m/sec, 150328824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 269/629 170/2000 DES-PT-01b-LTLCardinality-05 25630873 m, 98295 m/sec, 153176153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 274/629 174/2000 DES-PT-01b-LTLCardinality-05 26121110 m, 98047 m/sec, 155986275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 279/629 177/2000 DES-PT-01b-LTLCardinality-05 26612332 m, 98244 m/sec, 158810220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 284/629 180/2000 DES-PT-01b-LTLCardinality-05 27064672 m, 90468 m/sec, 161564217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 289/629 182/2000 DES-PT-01b-LTLCardinality-05 27419580 m, 70981 m/sec, 164207576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 294/629 185/2000 DES-PT-01b-LTLCardinality-05 27954027 m, 106889 m/sec, 167037460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 299/629 189/2000 DES-PT-01b-LTLCardinality-05 28456428 m, 100480 m/sec, 169869475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 304/629 192/2000 DES-PT-01b-LTLCardinality-05 28911540 m, 91022 m/sec, 172458549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 309/629 195/2000 DES-PT-01b-LTLCardinality-05 29379608 m, 93613 m/sec, 175187225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 314/629 198/2000 DES-PT-01b-LTLCardinality-05 29850757 m, 94229 m/sec, 177914779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 319/629 201/2000 DES-PT-01b-LTLCardinality-05 30289906 m, 87829 m/sec, 180598580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 324/629 204/2000 DES-PT-01b-LTLCardinality-05 30791940 m, 100406 m/sec, 183223275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 329/629 207/2000 DES-PT-01b-LTLCardinality-05 31237086 m, 89029 m/sec, 185987554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 334/629 209/2000 DES-PT-01b-LTLCardinality-05 31601692 m, 72921 m/sec, 188514580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 339/629 211/2000 DES-PT-01b-LTLCardinality-05 31965604 m, 72782 m/sec, 191237784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 344/629 214/2000 DES-PT-01b-LTLCardinality-05 32309373 m, 68753 m/sec, 193879425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 349/629 216/2000 DES-PT-01b-LTLCardinality-05 32628456 m, 63816 m/sec, 196416026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 354/629 218/2000 DES-PT-01b-LTLCardinality-05 32972556 m, 68820 m/sec, 199052056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 359/629 220/2000 DES-PT-01b-LTLCardinality-05 33309493 m, 67387 m/sec, 201780713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 364/629 222/2000 DES-PT-01b-LTLCardinality-05 33650546 m, 68210 m/sec, 204432586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 369/629 224/2000 DES-PT-01b-LTLCardinality-05 33950023 m, 59895 m/sec, 206983662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 374/629 226/2000 DES-PT-01b-LTLCardinality-05 34189592 m, 47913 m/sec, 209499695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 379/629 230/2000 DES-PT-01b-LTLCardinality-05 34786711 m, 119423 m/sec, 212296047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 384/629 233/2000 DES-PT-01b-LTLCardinality-05 35329188 m, 108495 m/sec, 214951766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 389/629 236/2000 DES-PT-01b-LTLCardinality-05 35766118 m, 87386 m/sec, 217615589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 394/629 239/2000 DES-PT-01b-LTLCardinality-05 36236577 m, 94091 m/sec, 220171729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 399/629 242/2000 DES-PT-01b-LTLCardinality-05 36673654 m, 87415 m/sec, 222852646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 404/629 245/2000 DES-PT-01b-LTLCardinality-05 37194110 m, 104091 m/sec, 225593152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 409/629 248/2000 DES-PT-01b-LTLCardinality-05 37664002 m, 93978 m/sec, 228346526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 414/629 251/2000 DES-PT-01b-LTLCardinality-05 38125845 m, 92368 m/sec, 231098874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 419/629 255/2000 DES-PT-01b-LTLCardinality-05 38639752 m, 102781 m/sec, 233874602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 424/629 258/2000 DES-PT-01b-LTLCardinality-05 39126677 m, 97385 m/sec, 236608783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 429/629 261/2000 DES-PT-01b-LTLCardinality-05 39585350 m, 91734 m/sec, 239307801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 434/629 264/2000 DES-PT-01b-LTLCardinality-05 39996470 m, 82224 m/sec, 242035043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 439/629 266/2000 DES-PT-01b-LTLCardinality-05 40373146 m, 75335 m/sec, 244735996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 444/629 269/2000 DES-PT-01b-LTLCardinality-05 40903071 m, 105985 m/sec, 247460561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 449/629 273/2000 DES-PT-01b-LTLCardinality-05 41391294 m, 97644 m/sec, 250230536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 454/629 276/2000 DES-PT-01b-LTLCardinality-05 41860216 m, 93784 m/sec, 252993842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 459/629 279/2000 DES-PT-01b-LTLCardinality-05 42350820 m, 98120 m/sec, 255701318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 464/629 282/2000 DES-PT-01b-LTLCardinality-05 42823308 m, 94497 m/sec, 258477907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 469/629 285/2000 DES-PT-01b-LTLCardinality-05 43301872 m, 95712 m/sec, 261246745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 474/629 288/2000 DES-PT-01b-LTLCardinality-05 43781072 m, 95840 m/sec, 264001643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 479/629 291/2000 DES-PT-01b-LTLCardinality-05 44222286 m, 88242 m/sec, 266715971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 484/629 293/2000 DES-PT-01b-LTLCardinality-05 44577588 m, 71060 m/sec, 269487672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 489/629 297/2000 DES-PT-01b-LTLCardinality-05 45152700 m, 115022 m/sec, 272386840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 494/629 300/2000 DES-PT-01b-LTLCardinality-05 45646201 m, 98700 m/sec, 275173385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 560
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 499/629 303/2000 DES-PT-01b-LTLCardinality-05 46116122 m, 93984 m/sec, 277935166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 504/629 306/2000 DES-PT-01b-LTLCardinality-05 46626298 m, 102035 m/sec, 280765294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 566
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 509/629 310/2000 DES-PT-01b-LTLCardinality-05 47106272 m, 95994 m/sec, 283572311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 514/629 313/2000 DES-PT-01b-LTLCardinality-05 47585160 m, 95777 m/sec, 286356771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 519/629 316/2000 DES-PT-01b-LTLCardinality-05 48064787 m, 95925 m/sec, 289126198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 524/629 319/2000 DES-PT-01b-LTLCardinality-05 48507103 m, 88463 m/sec, 291853527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 579
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 529/629 321/2000 DES-PT-01b-LTLCardinality-05 48856672 m, 69913 m/sec, 294590134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 534/629 324/2000 DES-PT-01b-LTLCardinality-05 49253770 m, 79419 m/sec, 297339995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 539/629 326/2000 DES-PT-01b-LTLCardinality-05 49593850 m, 68016 m/sec, 300088572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 586
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 544/629 328/2000 DES-PT-01b-LTLCardinality-05 49943368 m, 69903 m/sec, 302843012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 588
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 549/629 330/2000 DES-PT-01b-LTLCardinality-05 50275598 m, 66446 m/sec, 305517046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 590
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 554/629 332/2000 DES-PT-01b-LTLCardinality-05 50631340 m, 71148 m/sec, 308200638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 592
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 559/629 335/2000 DES-PT-01b-LTLCardinality-05 50947170 m, 63166 m/sec, 310837141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 564/629 336/2000 DES-PT-01b-LTLCardinality-05 51210425 m, 52651 m/sec, 313425759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 596
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 569/629 339/2000 DES-PT-01b-LTLCardinality-05 51601618 m, 78238 m/sec, 316248196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 599
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 574/629 341/2000 DES-PT-01b-LTLCardinality-05 51971405 m, 73957 m/sec, 319261240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 579/629 344/2000 DES-PT-01b-LTLCardinality-05 52380494 m, 81817 m/sec, 322158977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 584/629 346/2000 DES-PT-01b-LTLCardinality-05 52689004 m, 61702 m/sec, 325060635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 589/629 348/2000 DES-PT-01b-LTLCardinality-05 53010072 m, 64213 m/sec, 327939529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 594/629 350/2000 DES-PT-01b-LTLCardinality-05 53388176 m, 75620 m/sec, 330747246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 610
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 599/629 352/2000 DES-PT-01b-LTLCardinality-05 53712719 m, 64908 m/sec, 333627017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 604/629 355/2000 DES-PT-01b-LTLCardinality-05 54078154 m, 73087 m/sec, 336551265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 615
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 609/629 357/2000 DES-PT-01b-LTLCardinality-05 54452726 m, 74914 m/sec, 339514598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 617
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 614/629 359/2000 DES-PT-01b-LTLCardinality-05 54775363 m, 64527 m/sec, 342381511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 619
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 619/629 362/2000 DES-PT-01b-LTLCardinality-05 55118312 m, 68589 m/sec, 345238524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 624/629 364/2000 DES-PT-01b-LTLCardinality-05 55438945 m, 64126 m/sec, 348059664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 624
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 629/629 366/2000 DES-PT-01b-LTLCardinality-05 55809659 m, 74142 m/sec, 350905987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 626
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for DES-PT-01b-LTLCardinality-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-04: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 628
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 DES-PT-01b-LTLCardinality-04
[[35mlola[0m][I] time limit : 628 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 DES-PT-01b-LTLCardinality-05
[[35mlola[0m][I] time limit : 2515 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for DES-PT-01b-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 85
[[35mlola[0m][I] fired transitions : 85
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 5/628 5/5 DES-PT-01b-LTLCardinality-05 646608 m, -11032610 m/sec, 3039146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 16 (type EXCL) for DES-PT-01b-LTLCardinality-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-02: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 6 DES-PT-01b-LTLCardinality-02
[[35mlola[0m][I] time limit : 835 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for DES-PT-01b-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 214712
[[35mlola[0m][I] fired transitions : 318316
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 DES-PT-01b-LTLCardinality-13
[[35mlola[0m][I] time limit : 1252 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for DES-PT-01b-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 DES-PT-01b-LTLCardinality-10
[[35mlola[0m][I] time limit : 2505 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for DES-PT-01b-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DES-PT-01b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-04: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDES-PT-01b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDES-PT-01b-LTLCardinality-13: LTL false LTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-01b"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DES-PT-01b, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r093-tall-171624191300627"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-01b.tgz
mv DES-PT-01b execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;