Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r091-tall-171624187500362.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool greatspnxred
Input is CryptoMiner-PT-D03N000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r091-tall-171624187500362
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 660K
-rw-r--r-- 1 mcc users 12K Apr 12 12:39 CTLCardinality.txt
-rw-r--r-- 1 mcc users 94K Apr 12 12:39 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.7K Apr 12 12:37 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K Apr 12 12:37 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.6K Apr 22 14:35 LTLCardinality.txt
-rw-r--r-- 1 mcc users 36K Apr 22 14:35 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Apr 22 14:35 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:35 LTLFireability.xml
-rw-r--r-- 1 mcc users 23K Apr 12 12:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 181K Apr 12 12:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 20K Apr 12 12:40 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 161K Apr 12 12:40 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Apr 22 14:35 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.6K Apr 22 14:35 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 3.5K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CryptoMiner-PT-D03N000-CTLFireability-2024-00
FORMULA_NAME CryptoMiner-PT-D03N000-CTLFireability-2024-01
FORMULA_NAME CryptoMiner-PT-D03N000-CTLFireability-2024-02
FORMULA_NAME CryptoMiner-PT-D03N000-CTLFireability-2024-03
FORMULA_NAME CryptoMiner-PT-D03N000-CTLFireability-2024-04
FORMULA_NAME CryptoMiner-PT-D03N000-CTLFireability-2024-05
FORMULA_NAME CryptoMiner-PT-D03N000-CTLFireability-2024-06
FORMULA_NAME CryptoMiner-PT-D03N000-CTLFireability-2024-07
FORMULA_NAME CryptoMiner-PT-D03N000-CTLFireability-2024-08
FORMULA_NAME CryptoMiner-PT-D03N000-CTLFireability-2024-09
FORMULA_NAME CryptoMiner-PT-D03N000-CTLFireability-2024-10
FORMULA_NAME CryptoMiner-PT-D03N000-CTLFireability-2024-11
FORMULA_NAME CryptoMiner-PT-D03N000-CTLFireability-2024-12
FORMULA_NAME CryptoMiner-PT-D03N000-CTLFireability-2024-13
FORMULA_NAME CryptoMiner-PT-D03N000-CTLFireability-2024-14
FORMULA_NAME CryptoMiner-PT-D03N000-CTLFireability-2024-15

=== Now, execution of the tool begins

BK_START 1716282008137

Invoking MCC driver with
BK_TOOL=greatspnxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CryptoMiner-PT-D03N000
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool greatspn
Invoking reducer
Running Version 202405141337
[2024-05-21 09:00:09] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-05-21 09:00:09] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-21 09:00:09] [INFO ] Load time of PNML (sax parser for PT used): 24 ms
[2024-05-21 09:00:09] [INFO ] Transformed 8 places.
[2024-05-21 09:00:09] [INFO ] Transformed 8 transitions.
[2024-05-21 09:00:09] [INFO ] Parsed PT model containing 8 places and 8 transitions and 22 arcs in 120 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 21 ms.
Support contains 7 out of 8 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 8/8 places, 8/8 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 7 transition count 8
Applied a total of 1 rules in 21 ms. Remains 7 /8 variables (removed 1) and now considering 8/8 (removed 0) transitions.
// Phase 1: matrix 8 rows 7 cols
[2024-05-21 09:00:09] [INFO ] Computed 0 invariants in 7 ms
[2024-05-21 09:00:09] [INFO ] Implicit Places using invariants in 125 ms returned []
[2024-05-21 09:00:09] [INFO ] Invariant cache hit.
[2024-05-21 09:00:09] [INFO ] State equation strengthened by 3 read => feed constraints.
[2024-05-21 09:00:09] [INFO ] Implicit Places using invariants and state equation in 50 ms returned []
Implicit Place search using SMT with State Equation took 206 ms to find 0 implicit places.
Running 6 sub problems to find dead transitions.
[2024-05-21 09:00:09] [INFO ] Invariant cache hit.
[2024-05-21 09:00:09] [INFO ] State equation strengthened by 3 read => feed constraints.
At refinement iteration 0 (INCLUDED_ONLY) 0/6 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 1 (OVERLAPS) 8/14 variables, 6/6 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/14 variables, 3/9 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/14 variables, 0/9 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 4 (OVERLAPS) 1/15 variables, 1/10 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/15 variables, 0/10 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 6 (OVERLAPS) 0/15 variables, 0/10 constraints. Problems are: Problem set: 0 solved, 6 unsolved
No progress, stopping.
After SMT solving in domain Real declared 15/15 variables, and 10 constraints, problems are : Problem set: 0 solved, 6 unsolved in 113 ms.
Refiners :[State Equation: 7/7 constraints, ReadFeed: 3/3 constraints, PredecessorRefiner: 6/6 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 6 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/6 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 1 (OVERLAPS) 8/14 variables, 6/6 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/14 variables, 3/9 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 3 (INCLUDED_ONLY) 0/14 variables, 5/14 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/14 variables, 0/14 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 5 (OVERLAPS) 1/15 variables, 1/15 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/15 variables, 1/16 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/15 variables, 0/16 constraints. Problems are: Problem set: 0 solved, 6 unsolved
At refinement iteration 8 (OVERLAPS) 0/15 variables, 0/16 constraints. Problems are: Problem set: 0 solved, 6 unsolved
No progress, stopping.
After SMT solving in domain Int declared 15/15 variables, and 16 constraints, problems are : Problem set: 0 solved, 6 unsolved in 105 ms.
Refiners :[State Equation: 7/7 constraints, ReadFeed: 3/3 constraints, PredecessorRefiner: 6/6 constraints, Known Traps: 0/0 constraints]
After SMT, in 236ms problems are : Problem set: 0 solved, 6 unsolved
Search for dead transitions found 0 dead transitions in 245ms
Starting structural reductions in LTL mode, iteration 1 : 7/8 places, 8/8 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 490 ms. Remains : 7/8 places, 8/8 transitions.
Support contains 7 out of 7 places after structural reductions.
[2024-05-21 09:00:10] [INFO ] Flatten gal took : 14 ms
[2024-05-21 09:00:10] [INFO ] Flatten gal took : 3 ms
[2024-05-21 09:00:10] [INFO ] Input system was already deterministic with 8 transitions.
Reduction of identical properties reduced properties to check from 34 to 24
RANDOM walk for 40004 steps (5627 resets) in 1417 ms. (28 steps per ms) remains 6/24 properties
BEST_FIRST walk for 40004 steps (8 resets) in 323 ms. (123 steps per ms) remains 6/6 properties
BEST_FIRST walk for 40004 steps (8 resets) in 194 ms. (205 steps per ms) remains 6/6 properties
BEST_FIRST walk for 40002 steps (3184 resets) in 250 ms. (159 steps per ms) remains 6/6 properties
BEST_FIRST walk for 40004 steps (3748 resets) in 170 ms. (233 steps per ms) remains 6/6 properties
BEST_FIRST walk for 40004 steps (3604 resets) in 173 ms. (229 steps per ms) remains 6/6 properties
BEST_FIRST walk for 40000 steps (5712 resets) in 115 ms. (344 steps per ms) remains 6/6 properties
[2024-05-21 09:00:11] [INFO ] Invariant cache hit.
[2024-05-21 09:00:11] [INFO ] State equation strengthened by 3 read => feed constraints.
Problem AtomicPropp15 is UNSAT
At refinement iteration 0 (INCLUDED_ONLY) 0/7 variables, 0/0 constraints. Problems are: Problem set: 1 solved, 5 unsolved
Problem AtomicPropp5 is UNSAT
Problem AtomicPropp6 is UNSAT
Problem AtomicPropp20 is UNSAT
Problem AtomicPropp29 is UNSAT
Problem AtomicPropp30 is UNSAT
After SMT solving in domain Real declared 15/15 variables, and 7 constraints, problems are : Problem set: 6 solved, 0 unsolved in 47 ms.
Refiners :[State Equation: 7/7 constraints, ReadFeed: 0/3 constraints, PredecessorRefiner: 6/6 constraints, Known Traps: 0/0 constraints]
After SMT, in 54ms problems are : Problem set: 6 solved, 0 unsolved
Skipping Parikh replay, no witness traces provided.
Successfully simplified 6 atomic propositions for a total of 16 simplifications.
FORMULA CryptoMiner-PT-D03N000-CTLFireability-2024-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-05-21 09:00:11] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 9 ms
FORMULA CryptoMiner-PT-D03N000-CTLFireability-2024-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 2 ms
[2024-05-21 09:00:11] [INFO ] Input system was already deterministic with 8 transitions.
Computed a total of 4 stabilizing places and 4 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 7/7 places, 8/8 transitions.
Applied a total of 0 rules in 0 ms. Remains 7 /7 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 7/7 places, 8/8 transitions.
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 1 ms
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 1 ms
[2024-05-21 09:00:11] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7/7 places, 8/8 transitions.
Applied a total of 0 rules in 1 ms. Remains 7 /7 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 7/7 places, 8/8 transitions.
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 1 ms
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 1 ms
[2024-05-21 09:00:11] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7/7 places, 8/8 transitions.
Applied a total of 0 rules in 0 ms. Remains 7 /7 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 7/7 places, 8/8 transitions.
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 0 ms
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 1 ms
[2024-05-21 09:00:11] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7/7 places, 8/8 transitions.
Applied a total of 0 rules in 0 ms. Remains 7 /7 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 7/7 places, 8/8 transitions.
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 0 ms
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 0 ms
[2024-05-21 09:00:11] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7/7 places, 8/8 transitions.
Applied a total of 0 rules in 0 ms. Remains 7 /7 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 7/7 places, 8/8 transitions.
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 1 ms
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 1 ms
[2024-05-21 09:00:11] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7/7 places, 8/8 transitions.
Applied a total of 0 rules in 0 ms. Remains 7 /7 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 7/7 places, 8/8 transitions.
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 0 ms
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 0 ms
[2024-05-21 09:00:11] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7/7 places, 8/8 transitions.
Applied a total of 0 rules in 1 ms. Remains 7 /7 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 7/7 places, 8/8 transitions.
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 1 ms
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 1 ms
[2024-05-21 09:00:11] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7/7 places, 8/8 transitions.
Applied a total of 0 rules in 0 ms. Remains 7 /7 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 7/7 places, 8/8 transitions.
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 0 ms
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 0 ms
[2024-05-21 09:00:11] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7/7 places, 8/8 transitions.
Applied a total of 0 rules in 0 ms. Remains 7 /7 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 7/7 places, 8/8 transitions.
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 1 ms
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 1 ms
[2024-05-21 09:00:11] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 7/7 places, 8/8 transitions.
Applied a total of 0 rules in 2 ms. Remains 7 /7 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 7/7 places, 8/8 transitions.
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 1 ms
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 1 ms
[2024-05-21 09:00:11] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7/7 places, 8/8 transitions.
Applied a total of 0 rules in 1 ms. Remains 7 /7 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 7/7 places, 8/8 transitions.
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 0 ms
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 0 ms
[2024-05-21 09:00:11] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 7/7 places, 8/8 transitions.
Applied a total of 0 rules in 1 ms. Remains 7 /7 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 7/7 places, 8/8 transitions.
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 0 ms
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 0 ms
[2024-05-21 09:00:11] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7/7 places, 8/8 transitions.
Applied a total of 0 rules in 0 ms. Remains 7 /7 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 7/7 places, 8/8 transitions.
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 1 ms
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 1 ms
[2024-05-21 09:00:11] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7/7 places, 8/8 transitions.
Applied a total of 0 rules in 1 ms. Remains 7 /7 variables (removed 0) and now considering 8/8 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 7/7 places, 8/8 transitions.
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 0 ms
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 1 ms
[2024-05-21 09:00:11] [INFO ] Input system was already deterministic with 8 transitions.
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 1 ms
[2024-05-21 09:00:11] [INFO ] Flatten gal took : 2 ms
[2024-05-21 09:00:11] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2024-05-21 09:00:11] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 7 places, 8 transitions and 21 arcs took 3 ms.
Total runtime 2071 ms.
There are residual formulas that ITS could not solve within timeout
----------------------------------------------------------------------
GreatSPN-meddly tool, MCC 2023
----------------------------------------------------------------------

Running CryptoMiner-PT-D03N000

IS_COLORED=
IS_NUPN=

LOADING PETRI NET FILE /home/mcc/execution/414/model.pnml (PNML) ...
PNML VERSION 2009, P/T NET.
COLOR CLASSES: 0
CONSTANTS: 0
PLACES: 7
TRANSITIONS: 8
COLOR VARS: 0
MEASURES: 0
LOADING TIME: [User 0.001s, Sys 0.000s]


SAVING FILE /home/mcc/execution/414/model (.net / .def) ...
EXPORT TIME: [User 0.000s, Sys 0.000s]


----------------------------------------------------------------------
GreatSPN/Meddly.
Copyright (C) 1987-2022, University of Torino, Italy.
website: https://github.com/greatspn/SOURCES

Based on MEDDLY version 0.16.0
Copyright (C) 2009, Iowa State University Research Foundation, Inc.
website: http://meddly.sourceforge.net

Process ID: 536
MODEL NAME: /home/mcc/execution/414/model
7 places, 8 transitions.
Enabling coverability test.

Creating all event NSFs..
Creating all event NSFs..
Creating all event NSFs..
Building monolithic NSF...
Building monolithic NSF...
Start RS construction.
Start RS construction.
coverability test failed!!
Convergence in 1 steps.
The state space is infinite.
coverability test failed!!
Convergence in 1 steps.
The state space is infinite.
Building monolithic NSF...
Start RS construction.
coverability test failed!!
Convergence in 1 steps.
The state space is infinite.
CANNOT_COMPUTE
EXITCODE: 0
----------------------------------------------------------------------

BK_STOP 1716282012056

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CryptoMiner-PT-D03N000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="greatspnxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool greatspnxred"
echo " Input is CryptoMiner-PT-D03N000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r091-tall-171624187500362"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CryptoMiner-PT-D03N000.tgz
mv CryptoMiner-PT-D03N000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;