About the Execution of LoLA for CircularTrains-PT-096
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 15960.123 | 3600000.00 | 693057.00 | 9832.70 | F???T?T?F??????T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r071-tall-171620507000347.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CircularTrains-PT-096, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-tall-171620507000347
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 544K
-rw-r--r-- 1 mcc users 6.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:32 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:32 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K May 19 07:13 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 17:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 14:31 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 109K Apr 12 14:31 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 12 14:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 103K Apr 12 14:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:32 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:32 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 73K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CircularTrains-PT-096-LTLCardinality-00
FORMULA_NAME CircularTrains-PT-096-LTLCardinality-01
FORMULA_NAME CircularTrains-PT-096-LTLCardinality-02
FORMULA_NAME CircularTrains-PT-096-LTLCardinality-03
FORMULA_NAME CircularTrains-PT-096-LTLCardinality-04
FORMULA_NAME CircularTrains-PT-096-LTLCardinality-05
FORMULA_NAME CircularTrains-PT-096-LTLCardinality-06
FORMULA_NAME CircularTrains-PT-096-LTLCardinality-07
FORMULA_NAME CircularTrains-PT-096-LTLCardinality-08
FORMULA_NAME CircularTrains-PT-096-LTLCardinality-09
FORMULA_NAME CircularTrains-PT-096-LTLCardinality-10
FORMULA_NAME CircularTrains-PT-096-LTLCardinality-11
FORMULA_NAME CircularTrains-PT-096-LTLCardinality-12
FORMULA_NAME CircularTrains-PT-096-LTLCardinality-13
FORMULA_NAME CircularTrains-PT-096-LTLCardinality-14
FORMULA_NAME CircularTrains-PT-096-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717041701075
FORMULA CircularTrains-PT-096-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircularTrains-PT-096-LTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircularTrains-PT-096-LTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircularTrains-PT-096-LTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircularTrains-PT-096-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 CircularTrains-PT-096-LTLCardinality-00
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 21 CircularTrains-PT-096-LTLCardinality-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for CircularTrains-PT-096-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 851
[[35mlola[0m][I] fired transitions : 851
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 CircularTrains-PT-096-LTLCardinality-03
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 CircularTrains-PT-096-LTLCardinality-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 29 (type CNST) for 24 CircularTrains-PT-096-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 50 (type CNST) for 49 CircularTrains-PT-096-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 50 (type CNST) for CircularTrains-PT-096-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 CircularTrains-PT-096-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for CircularTrains-PT-096-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 29 (type CNST) for CircularTrains-PT-096-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for CircularTrains-PT-096-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 46 CircularTrains-PT-096-LTLCardinality-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for CircularTrains-PT-096-LTLCardinality-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for CircularTrains-PT-096-LTLCardinality-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 5/327 11/2000 CircularTrains-PT-096-LTLCardinality-03 1647665 m, 329533 m/sec, 4629611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 10/327 20/2000 CircularTrains-PT-096-LTLCardinality-03 3008821 m, 272231 m/sec, 8913848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 15/327 30/2000 CircularTrains-PT-096-LTLCardinality-03 4479730 m, 294181 m/sec, 13561048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 20/327 39/2000 CircularTrains-PT-096-LTLCardinality-03 5891519 m, 282357 m/sec, 17968679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 25/327 48/2000 CircularTrains-PT-096-LTLCardinality-03 7213786 m, 264453 m/sec, 21964135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 30/327 58/2000 CircularTrains-PT-096-LTLCardinality-03 8694074 m, 296057 m/sec, 26481309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 35/327 66/2000 CircularTrains-PT-096-LTLCardinality-03 10006184 m, 262422 m/sec, 30837892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 40/327 74/2000 CircularTrains-PT-096-LTLCardinality-03 11136969 m, 226157 m/sec, 34986913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 45/327 81/2000 CircularTrains-PT-096-LTLCardinality-03 12269307 m, 226467 m/sec, 39086160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 50/327 88/2000 CircularTrains-PT-096-LTLCardinality-03 13342488 m, 214636 m/sec, 42970415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 55/327 94/2000 CircularTrains-PT-096-LTLCardinality-03 14344475 m, 200397 m/sec, 46527384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 60/327 102/2000 CircularTrains-PT-096-LTLCardinality-03 15471331 m, 225371 m/sec, 50557608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 65/327 110/2000 CircularTrains-PT-096-LTLCardinality-03 16771577 m, 260049 m/sec, 54798949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 70/327 118/2000 CircularTrains-PT-096-LTLCardinality-03 17968088 m, 239302 m/sec, 59108528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 75/327 125/2000 CircularTrains-PT-096-LTLCardinality-03 19090432 m, 224468 m/sec, 63199154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 80/327 132/2000 CircularTrains-PT-096-LTLCardinality-03 20193493 m, 220612 m/sec, 67206512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 85/327 139/2000 CircularTrains-PT-096-LTLCardinality-03 21221510 m, 205603 m/sec, 70894231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 90/327 146/2000 CircularTrains-PT-096-LTLCardinality-03 22251195 m, 205937 m/sec, 74457522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 95/327 154/2000 CircularTrains-PT-096-LTLCardinality-03 23508493 m, 251459 m/sec, 78861359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 100/327 162/2000 CircularTrains-PT-096-LTLCardinality-03 24776187 m, 253538 m/sec, 83207492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 105/327 169/2000 CircularTrains-PT-096-LTLCardinality-03 25865700 m, 217902 m/sec, 87164211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 110/327 176/2000 CircularTrains-PT-096-LTLCardinality-03 26900319 m, 206923 m/sec, 90874356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 115/327 183/2000 CircularTrains-PT-096-LTLCardinality-03 27942660 m, 208468 m/sec, 94507050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 120/327 191/2000 CircularTrains-PT-096-LTLCardinality-03 29156099 m, 242687 m/sec, 98576342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 125/327 198/2000 CircularTrains-PT-096-LTLCardinality-03 30267992 m, 222378 m/sec, 102578843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 130/327 205/2000 CircularTrains-PT-096-LTLCardinality-03 31301468 m, 206695 m/sec, 106298282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 135/327 211/2000 CircularTrains-PT-096-LTLCardinality-03 32281761 m, 196058 m/sec, 109694625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 140/327 218/2000 CircularTrains-PT-096-LTLCardinality-03 33398828 m, 223413 m/sec, 113495706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 145/327 226/2000 CircularTrains-PT-096-LTLCardinality-03 34509950 m, 222224 m/sec, 117433847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 150/327 232/2000 CircularTrains-PT-096-LTLCardinality-03 35526638 m, 203337 m/sec, 121098130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 155/327 238/2000 CircularTrains-PT-096-LTLCardinality-03 36471328 m, 188938 m/sec, 124416135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 160/327 246/2000 CircularTrains-PT-096-LTLCardinality-03 37612248 m, 228184 m/sec, 128328977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 165/327 253/2000 CircularTrains-PT-096-LTLCardinality-03 38702308 m, 218012 m/sec, 132112906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 170/327 259/2000 CircularTrains-PT-096-LTLCardinality-03 39642696 m, 188077 m/sec, 135441883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 175/327 266/2000 CircularTrains-PT-096-LTLCardinality-03 40703261 m, 212113 m/sec, 139052897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 180/327 273/2000 CircularTrains-PT-096-LTLCardinality-03 41753908 m, 210129 m/sec, 142723179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 185/327 279/2000 CircularTrains-PT-096-LTLCardinality-03 42731246 m, 195467 m/sec, 146129674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 190/327 286/2000 CircularTrains-PT-096-LTLCardinality-03 43841554 m, 222061 m/sec, 149892419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 195/327 292/2000 CircularTrains-PT-096-LTLCardinality-03 44794911 m, 190671 m/sec, 153275677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 200/327 299/2000 CircularTrains-PT-096-LTLCardinality-03 45860668 m, 213151 m/sec, 156866782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 205/327 305/2000 CircularTrains-PT-096-LTLCardinality-03 46828648 m, 193596 m/sec, 160253529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 210/327 312/2000 CircularTrains-PT-096-LTLCardinality-03 47869737 m, 208217 m/sec, 163773552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 215/327 319/2000 CircularTrains-PT-096-LTLCardinality-03 48852108 m, 196474 m/sec, 167108397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 220/327 325/2000 CircularTrains-PT-096-LTLCardinality-03 49825565 m, 194691 m/sec, 170453556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 225/327 331/2000 CircularTrains-PT-096-LTLCardinality-03 50807481 m, 196383 m/sec, 173770884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 230/327 338/2000 CircularTrains-PT-096-LTLCardinality-03 51776566 m, 193817 m/sec, 176989363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 235/327 344/2000 CircularTrains-PT-096-LTLCardinality-03 52715656 m, 187818 m/sec, 180106636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 240/327 350/2000 CircularTrains-PT-096-LTLCardinality-03 53623489 m, 181566 m/sec, 183056575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 245/327 359/2000 CircularTrains-PT-096-LTLCardinality-03 54908645 m, 257031 m/sec, 187077226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 250/327 367/2000 CircularTrains-PT-096-LTLCardinality-03 56076269 m, 233524 m/sec, 191009231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 255/327 373/2000 CircularTrains-PT-096-LTLCardinality-03 57031831 m, 191112 m/sec, 194513060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 260/327 379/2000 CircularTrains-PT-096-LTLCardinality-03 57989639 m, 191561 m/sec, 198085865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 265/327 385/2000 CircularTrains-PT-096-LTLCardinality-03 58947373 m, 191546 m/sec, 201595996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 270/327 392/2000 CircularTrains-PT-096-LTLCardinality-03 59922944 m, 195114 m/sec, 205142771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 275/327 398/2000 CircularTrains-PT-096-LTLCardinality-03 60836989 m, 182809 m/sec, 208493333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 280/327 404/2000 CircularTrains-PT-096-LTLCardinality-03 61764811 m, 185564 m/sec, 211861547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 285/327 409/2000 CircularTrains-PT-096-LTLCardinality-03 62632472 m, 173532 m/sec, 214999298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 290/327 415/2000 CircularTrains-PT-096-LTLCardinality-03 63462014 m, 165908 m/sec, 217951376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 295/327 421/2000 CircularTrains-PT-096-LTLCardinality-03 64405656 m, 188728 m/sec, 221097251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 300/327 429/2000 CircularTrains-PT-096-LTLCardinality-03 65622647 m, 243398 m/sec, 225035223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 305/327 436/2000 CircularTrains-PT-096-LTLCardinality-03 66620416 m, 199553 m/sec, 228744830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 310/327 442/2000 CircularTrains-PT-096-LTLCardinality-03 67614501 m, 198817 m/sec, 232399369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 315/327 448/2000 CircularTrains-PT-096-LTLCardinality-03 68601385 m, 197376 m/sec, 236021889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 320/327 455/2000 CircularTrains-PT-096-LTLCardinality-03 69579009 m, 195524 m/sec, 239618758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 325/327 461/2000 CircularTrains-PT-096-LTLCardinality-03 70554711 m, 195140 m/sec, 243166835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 10 (type EXCL) for CircularTrains-PT-096-LTLCardinality-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 CircularTrains-PT-096-LTLCardinality-11
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 CircularTrains-PT-096-LTLCardinality-03
[[35mlola[0m][I] time limit : 3270 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 10 (type EXCL) for CircularTrains-PT-096-LTLCardinality-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 5/327 11/2000 CircularTrains-PT-096-LTLCardinality-11 1478919 m, 295783 m/sec, 4859617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 10/327 20/2000 CircularTrains-PT-096-LTLCardinality-11 2813680 m, 266952 m/sec, 9643882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 15/327 29/2000 CircularTrains-PT-096-LTLCardinality-11 4189849 m, 275233 m/sec, 14641091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 20/327 39/2000 CircularTrains-PT-096-LTLCardinality-11 5606101 m, 283250 m/sec, 19721288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 25/327 47/2000 CircularTrains-PT-096-LTLCardinality-11 6798615 m, 238502 m/sec, 23986202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 30/327 55/2000 CircularTrains-PT-096-LTLCardinality-11 7938049 m, 227886 m/sec, 28019829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 35/327 62/2000 CircularTrains-PT-096-LTLCardinality-11 8997466 m, 211883 m/sec, 32316707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 40/327 70/2000 CircularTrains-PT-096-LTLCardinality-11 10094749 m, 219456 m/sec, 36888031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 45/327 78/2000 CircularTrains-PT-096-LTLCardinality-11 11269124 m, 234875 m/sec, 41721915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 50/327 85/2000 CircularTrains-PT-096-LTLCardinality-11 12275265 m, 201228 m/sec, 45871192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 55/327 93/2000 CircularTrains-PT-096-LTLCardinality-11 13395063 m, 223959 m/sec, 50139236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 60/327 100/2000 CircularTrains-PT-096-LTLCardinality-11 14497747 m, 220536 m/sec, 54703134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 65/327 108/2000 CircularTrains-PT-096-LTLCardinality-11 15641168 m, 228684 m/sec, 59443530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 70/327 115/2000 CircularTrains-PT-096-LTLCardinality-11 16645773 m, 200921 m/sec, 63535017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 75/327 122/2000 CircularTrains-PT-096-LTLCardinality-11 17756154 m, 222076 m/sec, 67822230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 80/327 130/2000 CircularTrains-PT-096-LTLCardinality-11 18839525 m, 216674 m/sec, 72338739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 85/327 138/2000 CircularTrains-PT-096-LTLCardinality-11 19971761 m, 226447 m/sec, 77039866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 90/327 145/2000 CircularTrains-PT-096-LTLCardinality-11 21015562 m, 208760 m/sec, 81177145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 95/327 153/2000 CircularTrains-PT-096-LTLCardinality-11 22201815 m, 237250 m/sec, 85999480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 100/327 161/2000 CircularTrains-PT-096-LTLCardinality-11 23336594 m, 226955 m/sec, 90696554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 105/327 168/2000 CircularTrains-PT-096-LTLCardinality-11 24417133 m, 216107 m/sec, 95009901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 110/327 176/2000 CircularTrains-PT-096-LTLCardinality-11 25597721 m, 236117 m/sec, 99936768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 115/327 183/2000 CircularTrains-PT-096-LTLCardinality-11 26671928 m, 214841 m/sec, 104217403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 120/327 191/2000 CircularTrains-PT-096-LTLCardinality-11 27832115 m, 232037 m/sec, 109076731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 125/327 199/2000 CircularTrains-PT-096-LTLCardinality-11 28909763 m, 215529 m/sec, 113408260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 130/327 206/2000 CircularTrains-PT-096-LTLCardinality-11 30029361 m, 223919 m/sec, 117986723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 135/327 214/2000 CircularTrains-PT-096-LTLCardinality-11 31171172 m, 228362 m/sec, 122677354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 140/327 222/2000 CircularTrains-PT-096-LTLCardinality-11 32322220 m, 230209 m/sec, 127423453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 145/327 230/2000 CircularTrains-PT-096-LTLCardinality-11 33481273 m, 231810 m/sec, 132201872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 150/327 238/2000 CircularTrains-PT-096-LTLCardinality-11 34656008 m, 234947 m/sec, 137038963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 155/327 246/2000 CircularTrains-PT-096-LTLCardinality-11 35874304 m, 243659 m/sec, 141497966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 160/327 254/2000 CircularTrains-PT-096-LTLCardinality-11 36921869 m, 209513 m/sec, 145635287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 165/327 260/2000 CircularTrains-PT-096-LTLCardinality-11 37925387 m, 200703 m/sec, 149689313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 170/327 267/2000 CircularTrains-PT-096-LTLCardinality-11 38943001 m, 203522 m/sec, 153866485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 175/327 274/2000 CircularTrains-PT-096-LTLCardinality-11 39967564 m, 204912 m/sec, 158130943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 180/327 282/2000 CircularTrains-PT-096-LTLCardinality-11 41026996 m, 211886 m/sec, 162561045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 185/327 290/2000 CircularTrains-PT-096-LTLCardinality-11 42253600 m, 245320 m/sec, 167028192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 190/327 298/2000 CircularTrains-PT-096-LTLCardinality-11 43338188 m, 216917 m/sec, 170863942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 195/327 306/2000 CircularTrains-PT-096-LTLCardinality-11 44473230 m, 227008 m/sec, 174841644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 200/327 312/2000 CircularTrains-PT-096-LTLCardinality-11 45448489 m, 195051 m/sec, 178844387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 205/327 319/2000 CircularTrains-PT-096-LTLCardinality-11 46402341 m, 190770 m/sec, 182807308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 210/327 325/2000 CircularTrains-PT-096-LTLCardinality-11 47362210 m, 191973 m/sec, 186828440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 215/327 332/2000 CircularTrains-PT-096-LTLCardinality-11 48295921 m, 186742 m/sec, 190606874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 220/327 338/2000 CircularTrains-PT-096-LTLCardinality-11 49256791 m, 192174 m/sec, 194503117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 225/327 345/2000 CircularTrains-PT-096-LTLCardinality-11 50175389 m, 183719 m/sec, 198690764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 230/327 351/2000 CircularTrains-PT-096-LTLCardinality-11 51055114 m, 175945 m/sec, 202790763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 235/327 356/2000 CircularTrains-PT-096-LTLCardinality-11 51920986 m, 173174 m/sec, 206847363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 240/327 362/2000 CircularTrains-PT-096-LTLCardinality-11 52751170 m, 166036 m/sec, 210676703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 245/327 369/2000 CircularTrains-PT-096-LTLCardinality-11 53709568 m, 191679 m/sec, 214766923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 250/327 375/2000 CircularTrains-PT-096-LTLCardinality-11 54630134 m, 184113 m/sec, 219056173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 255/327 381/2000 CircularTrains-PT-096-LTLCardinality-11 55540316 m, 182036 m/sec, 223336264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 260/327 387/2000 CircularTrains-PT-096-LTLCardinality-11 56425149 m, 176966 m/sec, 227460126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 265/327 393/2000 CircularTrains-PT-096-LTLCardinality-11 57291644 m, 173299 m/sec, 231385129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 270/327 400/2000 CircularTrains-PT-096-LTLCardinality-11 58283173 m, 198305 m/sec, 235791319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 275/327 406/2000 CircularTrains-PT-096-LTLCardinality-11 59189775 m, 181320 m/sec, 240111582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 280/327 412/2000 CircularTrains-PT-096-LTLCardinality-11 60047341 m, 171513 m/sec, 244083663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 285/327 419/2000 CircularTrains-PT-096-LTLCardinality-11 61030678 m, 196667 m/sec, 248470797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 290/327 425/2000 CircularTrains-PT-096-LTLCardinality-11 61944798 m, 182824 m/sec, 252785677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 295/327 431/2000 CircularTrains-PT-096-LTLCardinality-11 62880082 m, 187056 m/sec, 256957278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 300/327 438/2000 CircularTrains-PT-096-LTLCardinality-11 63829978 m, 189979 m/sec, 261456078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 305/327 444/2000 CircularTrains-PT-096-LTLCardinality-11 64718440 m, 177692 m/sec, 265537453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 310/327 451/2000 CircularTrains-PT-096-LTLCardinality-11 65712615 m, 198835 m/sec, 270118975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 315/327 457/2000 CircularTrains-PT-096-LTLCardinality-11 66642472 m, 185971 m/sec, 274404140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 320/327 464/2000 CircularTrains-PT-096-LTLCardinality-11 67590316 m, 189568 m/sec, 278788738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 325/327 470/2000 CircularTrains-PT-096-LTLCardinality-11 68552396 m, 192416 m/sec, 283285301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 38 (type EXCL) for CircularTrains-PT-096-LTLCardinality-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 CircularTrains-PT-096-LTLCardinality-10
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 CircularTrains-PT-096-LTLCardinality-11
[[35mlola[0m][I] time limit : 2940 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for CircularTrains-PT-096-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 851
[[35mlola[0m][I] fired transitions : 851
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 38 (type EXCL) for CircularTrains-PT-096-LTLCardinality-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-07: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-14: AU 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 CircularTrains-PT-096-LTLCardinality-05
[[35mlola[0m][I] time limit : 366 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for CircularTrains-PT-096-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 851
[[35mlola[0m][I] fired transitions : 851
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 CircularTrains-PT-096-LTLCardinality-02
[[35mlola[0m][I] time limit : 419 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for CircularTrains-PT-096-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 CircularTrains-PT-096-LTLCardinality-01
[[35mlola[0m][I] time limit : 489 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for CircularTrains-PT-096-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6513
[[35mlola[0m][I] fired transitions : 17920
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 21 CircularTrains-PT-096-LTLCardinality-07
[[35mlola[0m][I] time limit : 587 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for CircularTrains-PT-096-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 46 CircularTrains-PT-096-LTLCardinality-14
[[35mlola[0m][I] time limit : 733 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for CircularTrains-PT-096-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 CircularTrains-PT-096-LTLCardinality-13
[[35mlola[0m][I] time limit : 978 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for CircularTrains-PT-096-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 816
[[35mlola[0m][I] fired transitions : 817
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 CircularTrains-PT-096-LTLCardinality-12
[[35mlola[0m][I] time limit : 1467 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for CircularTrains-PT-096-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 806
[[35mlola[0m][I] fired transitions : 807
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 CircularTrains-PT-096-LTLCardinality-09
[[35mlola[0m][I] time limit : 2935 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for CircularTrains-PT-096-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1905 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1910 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1915 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1920 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1925 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1930 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1935 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1940 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1945 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1950 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1955 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1960 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1965 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1970 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1975 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1980 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1985 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1990 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1995 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2000 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2005 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2010 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2015 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2020 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-07: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-14: AU true state space /ER[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CircularTrains-PT-096-LTLCardinality-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2025 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircularTrains-PT-096-LTLCardinality-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCircularTrains-PT-096-LTLCardinality-01: LTL true LTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircularTrains-PT-096"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CircularTrains-PT-096, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-tall-171620507000347"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CircularTrains-PT-096.tgz
mv CircularTrains-PT-096 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;