About the Execution of LoLA for CircadianClock-PT-100000
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16202.563 | 124909.00 | 127760.00 | 569.90 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r071-tall-171620506900315.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CircadianClock-PT-100000, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-tall-171620506900315
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 484K
-rw-r--r-- 1 mcc users 6.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 44K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K May 19 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K May 19 15:35 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Apr 22 14:32 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:32 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 126K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 97K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:32 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:32 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 11K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CircadianClock-PT-100000-LTLCardinality-00
FORMULA_NAME CircadianClock-PT-100000-LTLCardinality-01
FORMULA_NAME CircadianClock-PT-100000-LTLCardinality-02
FORMULA_NAME CircadianClock-PT-100000-LTLCardinality-03
FORMULA_NAME CircadianClock-PT-100000-LTLCardinality-04
FORMULA_NAME CircadianClock-PT-100000-LTLCardinality-05
FORMULA_NAME CircadianClock-PT-100000-LTLCardinality-06
FORMULA_NAME CircadianClock-PT-100000-LTLCardinality-07
FORMULA_NAME CircadianClock-PT-100000-LTLCardinality-08
FORMULA_NAME CircadianClock-PT-100000-LTLCardinality-09
FORMULA_NAME CircadianClock-PT-100000-LTLCardinality-10
FORMULA_NAME CircadianClock-PT-100000-LTLCardinality-11
FORMULA_NAME CircadianClock-PT-100000-LTLCardinality-12
FORMULA_NAME CircadianClock-PT-100000-LTLCardinality-13
FORMULA_NAME CircadianClock-PT-100000-LTLCardinality-14
FORMULA_NAME CircadianClock-PT-100000-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717040524218
BK_STOP 1717040649127
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 10 CircadianClock-PT-100000-LTLCardinality-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for CircadianClock-PT-100000-LTLCardinality-02
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-30 03:42:04] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 CircadianClock-PT-100000-LTLCardinality-11
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 3 (type CNST) for 0 CircadianClock-PT-100000-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 3 (type CNST) for CircadianClock-PT-100000-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 5/225 28/2000 CircadianClock-PT-100000-LTLCardinality-11 4185461 m, 837092 m/sec, 6270900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 10/225 54/2000 CircadianClock-PT-100000-LTLCardinality-11 8177335 m, 798374 m/sec, 12254627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 15/225 79/2000 CircadianClock-PT-100000-LTLCardinality-11 12095428 m, 783618 m/sec, 18095488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 20/225 104/2000 CircadianClock-PT-100000-LTLCardinality-11 15953520 m, 771618 m/sec, 23906958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 25/225 129/2000 CircadianClock-PT-100000-LTLCardinality-11 19771322 m, 763560 m/sec, 29642542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 30/225 153/2000 CircadianClock-PT-100000-LTLCardinality-11 23563455 m, 758426 m/sec, 35326790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 35/225 178/2000 CircadianClock-PT-100000-LTLCardinality-11 27372931 m, 761895 m/sec, 41045723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 40/225 203/2000 CircadianClock-PT-100000-LTLCardinality-11 31169555 m, 759324 m/sec, 46738953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 45/225 227/2000 CircadianClock-PT-100000-LTLCardinality-11 34939563 m, 754001 m/sec, 52378949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 50/225 251/2000 CircadianClock-PT-100000-LTLCardinality-11 38679190 m, 747925 m/sec, 57979383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 55/225 275/2000 CircadianClock-PT-100000-LTLCardinality-11 42387178 m, 741597 m/sec, 63574143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 60/225 299/2000 CircadianClock-PT-100000-LTLCardinality-11 46104023 m, 743369 m/sec, 69107814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 65/225 323/2000 CircadianClock-PT-100000-LTLCardinality-11 49760636 m, 731322 m/sec, 74621021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 70/225 347/2000 CircadianClock-PT-100000-LTLCardinality-11 53502767 m, 748426 m/sec, 80205263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 75/225 371/2000 CircadianClock-PT-100000-LTLCardinality-11 57190029 m, 737452 m/sec, 85779771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 80/225 395/2000 CircadianClock-PT-100000-LTLCardinality-11 60908060 m, 743606 m/sec, 91315813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 85/225 419/2000 CircadianClock-PT-100000-LTLCardinality-11 64557846 m, 729957 m/sec, 96815368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 90/225 443/2000 CircadianClock-PT-100000-LTLCardinality-11 68219321 m, 732295 m/sec, 102319661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 95/225 467/2000 CircadianClock-PT-100000-LTLCardinality-11 71892213 m, 734578 m/sec, 107792572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 100/225 490/2000 CircadianClock-PT-100000-LTLCardinality-11 75525261 m, 726609 m/sec, 113250142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 105/225 514/2000 CircadianClock-PT-100000-LTLCardinality-11 79233330 m, 741613 m/sec, 118833726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 110/225 538/2000 CircadianClock-PT-100000-LTLCardinality-11 82922266 m, 737787 m/sec, 124344116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 115/225 562/2000 CircadianClock-PT-100000-LTLCardinality-11 86579265 m, 731399 m/sec, 129858096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-100000-LTLCardinality-02: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-100000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 120/225 586/2000 CircadianClock-PT-100000-LTLCardinality-11 90231481 m, 730443 m/sec, 135331932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 586
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircadianClock-PT-100000"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CircadianClock-PT-100000, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-tall-171620506900315"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CircadianClock-PT-100000.tgz
mv CircadianClock-PT-100000 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;