MCC'2024- Execution of r071-tall-171620506900308

About the Execution of LoLA for CircadianClock-PT-010000

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16208.304	124878.00	125717.00	539.90	F???????F???????	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r071-tall-171620506900308.qcow2',
Waiting for the VM to be ready (probing ssh)
................................................................
==========================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CircadianClock-PT-010000, examination is LTLFireabi
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-tall-171620506900308
================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 496K
-rw-r--r-- 1 mcc users 6.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 73K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 44K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefini
-rw-r--r-- 1 mcc users 6.7K May 18 16:42 GenericPropertiesVerdic
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:32 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:32 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K May 19 07:13 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 17:58 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 03:25 ReachabilityCardinality
-rw-r--r-- 1 mcc users 114K Apr 12 03:25 ReachabilityCardinality
-rw-r--r-- 1 mcc users 13K Apr 12 03:23 ReachabilityFireability
-rw-r--r-- 1 mcc users 109K Apr 12 03:23 ReachabilityFireability
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:32 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:32 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 11K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from
FORMULA_NAME CircadianClock-PT-010000-LTLFireability-00
FORMULA_NAME CircadianClock-PT-010000-LTLFireability-01
FORMULA_NAME CircadianClock-PT-010000-LTLFireability-02
FORMULA_NAME CircadianClock-PT-010000-LTLFireability-03
FORMULA_NAME CircadianClock-PT-010000-LTLFireability-04
FORMULA_NAME CircadianClock-PT-010000-LTLFireability-05
FORMULA_NAME CircadianClock-PT-010000-LTLFireability-06
FORMULA_NAME CircadianClock-PT-010000-LTLFireability-07
FORMULA_NAME CircadianClock-PT-010000-LTLFireability-08
FORMULA_NAME CircadianClock-PT-010000-LTLFireability-09
FORMULA_NAME CircadianClock-PT-010000-LTLFireability-10
FORMULA_NAME CircadianClock-PT-010000-LTLFireability-11
FORMULA_NAME CircadianClock-PT-010000-LTLFireability-12
FORMULA_NAME CircadianClock-PT-010000-LTLFireability-13
FORMULA_NAME CircadianClock-PT-010000-LTLFireability-14
FORMULA_NAME CircadianClock-PT-010000-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717040325197

FORMULA CircadianClock-PT-010000-LTLFireability-00
FORMULA CircadianClock-PT-010000-LTLFireability-08

BK_STOP 1717040450075

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most
[[35mlola[0m][W] [1m[33munknown unit in memory specification:
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmode
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 24
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 24
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 0
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 37 (type CNST) for 34
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 37 (type CNST) for
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 5/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 10/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 15/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 20/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 25/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 30/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 35/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 40/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 45/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 50/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 55/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 60/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 65/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 70/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 75/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 80/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 85/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 90/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 95/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 100/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 105/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 110/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 115/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-00:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCircadianClock-PT-010000-LTLFireability-10:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-01:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-02:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-03:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-04:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-05:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-06:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-07:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-09:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-11:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-12:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-13:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-14:
[[35mlola[0m][.] CircadianClock-PT-010000-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 LTL EXCL 120/276
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed
fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. =========================== lity ===== tion.xml t.xml .txt .xml .txt .xml template) text file) FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT ([1m[36m--timelimit[0m) using default[0m l.pnml[0m .pnml[0m ) [4m[34mLTLFireability.xml[0m removed CircadianClock-PT-010000-LTLFireability-02 CircadianClock-PT-010000-LTLFireability-08 CircadianClock-PT-010000-LTLFireability-08 CircadianClock-PT-010000-LTLFireability-00 CircadianClock-PT-010000-LTLFireability-00 CircadianClock-PT-010000-LTLFireability-10 CircadianClock-PT-010000-LTLFireability-08 CircadianClock-PT-010000-LTLFireability-08 (obsolete) CircadianClock-PT-010000-LTLFireability-08 CircadianClock-PT-010000-LTLFireability-10 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 21/2000 CircadianClock-PT-010000-LTLFireability-02 3109739 m, 621947 m/sec, 6149939 t fired, . CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 41/2000 CircadianClock-PT-010000-LTLFireability-02 6235234 m, 625099 m/sec, 12396152 t fired, . CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 61/2000 CircadianClock-PT-010000-LTLFireability-02 9385774 m, 630108 m/sec, 18699616 t fired, . CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 82/2000 CircadianClock-PT-010000-LTLFireability-02 12551551 m, 633155 m/sec, 25033417 t fired, . CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 103/2000 CircadianClock-PT-010000-LTLFireability-02 15771379 m, 643965 m/sec, 31473727 t fired, . use: 103 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 124/2000 CircadianClock-PT-010000-LTLFireability-02 18984964 m, 642717 m/sec, 37899583 t fired, . use: 124 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 144/2000 CircadianClock-PT-010000-LTLFireability-02 22076757 m, 618358 m/sec, 44080051 t fired, . use: 144 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 164/2000 CircadianClock-PT-010000-LTLFireability-02 25189604 m, 622569 m/sec, 50313365 t fired, . use: 164 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 184/2000 CircadianClock-PT-010000-LTLFireability-02 28372167 m, 636512 m/sec, 56676405 t fired, . use: 184 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 205/2000 CircadianClock-PT-010000-LTLFireability-02 31500361 m, 625638 m/sec, 62928906 t fired, . use: 205 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 225/2000 CircadianClock-PT-010000-LTLFireability-02 34669186 m, 633765 m/sec, 69274369 t fired, . use: 225 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 246/2000 CircadianClock-PT-010000-LTLFireability-02 37885843 m, 643331 m/sec, 75706947 t fired, . use: 246 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 267/2000 CircadianClock-PT-010000-LTLFireability-02 41047881 m, 632407 m/sec, 82033852 t fired, . use: 267 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 287/2000 CircadianClock-PT-010000-LTLFireability-02 44227192 m, 635862 m/sec, 88392579 t fired, . use: 287 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 308/2000 CircadianClock-PT-010000-LTLFireability-02 47421182 m, 638798 m/sec, 94775348 t fired, . use: 308 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 329/2000 CircadianClock-PT-010000-LTLFireability-02 50621955 m, 640154 m/sec, 101178466 t fired, . use: 329 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 350/2000 CircadianClock-PT-010000-LTLFireability-02 53826382 m, 640885 m/sec, 107592548 t fired, . use: 350 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 371/2000 CircadianClock-PT-010000-LTLFireability-02 57054764 m, 645676 m/sec, 114043304 t fired, . use: 371 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 392/2000 CircadianClock-PT-010000-LTLFireability-02 60305646 m, 650176 m/sec, 120551960 t fired, . use: 392 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 412/2000 CircadianClock-PT-010000-LTLFireability-02 63499003 m, 638671 m/sec, 126932832 t fired, . in use: 412 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 433/2000 CircadianClock-PT-010000-LTLFireability-02 66720351 m, 644269 m/sec, 133377681 t fired, . in use: 433 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 454/2000 CircadianClock-PT-010000-LTLFireability-02 69981492 m, 652228 m/sec, 139901920 t fired, . in use: 454 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 475/2000 CircadianClock-PT-010000-LTLFireability-02 73233390 m, 650379 m/sec, 146404357 t fired, . in use: 475 CATEGORY VALUE PRODUCED BY[0m AG false findpath[0m CONJ false findpath[0m CONJ false preprocessing[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 497/2000 CircadianClock-PT-010000-LTLFireability-02 76519068 m, 657135 m/sec, 152976280 t fired, . in use: 497 $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircadianClock-PT-010000"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CircadianClock-PT-010000, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-tall-171620506900308"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CircadianClock-PT-010000.tgz
mv CircadianClock-PT-010000 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;