About the Execution of LoLA for CircadianClock-PT-001000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16206.184 | 470114.00 | 1803946.00 | 2852.30 | T?T???F?F?TTTFTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r071-tall-171620506900303.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CircadianClock-PT-001000, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-tall-171620506900303
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 540K
-rw-r--r-- 1 mcc users 7.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:32 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 22 14:32 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Apr 22 14:32 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:32 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 12 03:25 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 159K Apr 12 03:25 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 12 03:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 103K Apr 12 03:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:32 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:32 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 11K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CircadianClock-PT-001000-ReachabilityFireability-2024-00
FORMULA_NAME CircadianClock-PT-001000-ReachabilityFireability-2024-01
FORMULA_NAME CircadianClock-PT-001000-ReachabilityFireability-2024-02
FORMULA_NAME CircadianClock-PT-001000-ReachabilityFireability-2024-03
FORMULA_NAME CircadianClock-PT-001000-ReachabilityFireability-2024-04
FORMULA_NAME CircadianClock-PT-001000-ReachabilityFireability-2024-05
FORMULA_NAME CircadianClock-PT-001000-ReachabilityFireability-2024-06
FORMULA_NAME CircadianClock-PT-001000-ReachabilityFireability-2024-07
FORMULA_NAME CircadianClock-PT-001000-ReachabilityFireability-2024-08
FORMULA_NAME CircadianClock-PT-001000-ReachabilityFireability-2024-09
FORMULA_NAME CircadianClock-PT-001000-ReachabilityFireability-2024-10
FORMULA_NAME CircadianClock-PT-001000-ReachabilityFireability-2024-11
FORMULA_NAME CircadianClock-PT-001000-ReachabilityFireability-2024-12
FORMULA_NAME CircadianClock-PT-001000-ReachabilityFireability-2024-13
FORMULA_NAME CircadianClock-PT-001000-ReachabilityFireability-2024-14
FORMULA_NAME CircadianClock-PT-001000-ReachabilityFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717040043128
FORMULA CircadianClock-PT-001000-ReachabilityFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-001000-ReachabilityFireability-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-001000-ReachabilityFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-001000-ReachabilityFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-001000-ReachabilityFireability-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-001000-ReachabilityFireability-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-001000-ReachabilityFireability-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-001000-ReachabilityFireability-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-001000-ReachabilityFireability-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-001000-ReachabilityFireability-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717040513242
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mReachabilityFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 CircadianClock-PT-001000-ReachabilityFireability-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 CircadianClock-PT-001000-ReachabilityFireability-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for CircadianClock-PT-001000-ReachabilityFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 CircadianClock-PT-001000-ReachabilityFireability-2024-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for CircadianClock-PT-001000-ReachabilityFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for CircadianClock-PT-001000-ReachabilityFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 CircadianClock-PT-001000-ReachabilityFireability-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 33 CircadianClock-PT-001000-ReachabilityFireability-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 0 CircadianClock-PT-001000-ReachabilityFireability-2024-00
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 49 (type FNDP) for 0 CircadianClock-PT-001000-ReachabilityFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for CircadianClock-PT-001000-ReachabilityFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 50 (type EQUN) for 0 CircadianClock-PT-001000-ReachabilityFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for CircadianClock-PT-001000-ReachabilityFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 53 (type FNDP) for 12 CircadianClock-PT-001000-ReachabilityFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-00: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-12: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-13: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 EF FNDP 5/450 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-00 2 attempts, .
[[35mlola[0m][.] 50 EF STEQ 5/514 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 51 EF EXCL 5/327 13/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-00 3581292 m, 716258 m/sec, 6197011 t fired, .
[[35mlola[0m][.] 53 EF FNDP 5/514 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 2 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-00: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-12: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-13: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 EF FNDP 10/445 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-00 5 attempts, .
[[35mlola[0m][.] 50 EF STEQ 10/509 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 51 EF EXCL 10/327 19/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-00 5288864 m, 341514 m/sec, 9142497 t fired, .
[[35mlola[0m][.] 53 EF FNDP 10/509 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 6 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-00: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-12: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-13: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 EF FNDP 15/440 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-00 7 attempts, .
[[35mlola[0m][.] 50 EF STEQ 15/504 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 51 EF EXCL 15/327 24/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-00 6891118 m, 320450 m/sec, 12015062 t fired, .
[[35mlola[0m][.] 53 EF FNDP 15/504 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 10 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-00: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-12: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-13: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 EF FNDP 20/435 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-00 11 attempts, .
[[35mlola[0m][.] 50 EF STEQ 20/499 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 51 EF EXCL 20/327 30/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-00 8452966 m, 312369 m/sec, 14805789 t fired, .
[[35mlola[0m][.] 53 EF FNDP 20/499 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 12 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-00: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-12: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-13: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 EF FNDP 25/430 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-00 13 attempts, .
[[35mlola[0m][.] 50 EF STEQ 25/494 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 51 EF EXCL 25/327 35/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-00 9993956 m, 308198 m/sec, 17568627 t fired, .
[[35mlola[0m][.] 53 EF FNDP 25/494 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 15 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-00: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-12: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-13: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 EF FNDP 30/425 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-00 15 attempts, .
[[35mlola[0m][.] 50 EF STEQ 30/489 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 51 EF EXCL 30/327 40/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-00 11503869 m, 301982 m/sec, 20298972 t fired, .
[[35mlola[0m][.] 53 EF FNDP 30/489 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 19 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-00: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-12: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-13: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-14: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-15: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 EF FNDP 35/420 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-00 16 attempts, .
[[35mlola[0m][.] 50 EF STEQ 35/484 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-00 sara not yet started (preprocessing).
[[35mlola[0m][.] 51 EF EXCL 35/327 49/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-00 14086515 m, 516529 m/sec, 25052916 t fired, .
[[35mlola[0m][.] 53 EF FNDP 35/484 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 21 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 50 (type EQUN) for CircadianClock-PT-001000-ReachabilityFireability-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][W] CANCELED task # 49 (type FNDP) for CircadianClock-PT-001000-ReachabilityFireability-2024-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 51 (type EXCL) for CircadianClock-PT-001000-ReachabilityFireability-2024-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 84 (type EXCL) for 39 CircadianClock-PT-001000-ReachabilityFireability-2024-13
[[35mlola[0m][I] time limit : 356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 63 (type FNDP) for 9 CircadianClock-PT-001000-ReachabilityFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 9 CircadianClock-PT-001000-ReachabilityFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 84 (type EXCL) for CircadianClock-PT-001000-ReachabilityFireability-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 79 (type EXCL) for 45 CircadianClock-PT-001000-ReachabilityFireability-2024-15
[[35mlola[0m][I] time limit : 395 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 79 (type EXCL) for CircadianClock-PT-001000-ReachabilityFireability-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 42 CircadianClock-PT-001000-ReachabilityFireability-2024-14
[[35mlola[0m][I] time limit : 445 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type FNDP) for CircadianClock-PT-001000-ReachabilityFireability-2024-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 18
[[35mlola[0m][I] time used : 40
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 75 (type EXCL) for CircadianClock-PT-001000-ReachabilityFireability-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 36 CircadianClock-PT-001000-ReachabilityFireability-2024-12
[[35mlola[0m][I] time limit : 508 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for CircadianClock-PT-001000-ReachabilityFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 72 (type EXCL) for 3 CircadianClock-PT-001000-ReachabilityFireability-2024-01
[[35mlola[0m][I] time limit : 593 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 40/860 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 23 attempts, .
[[35mlola[0m][.] 63 EF FNDP 0/890 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 1 attempts, .
[[35mlola[0m][.] 66 EF STEQ 0/890 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 0/593 1/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 55034 m, 11006 m/sec, 80920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 45/860 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 26 attempts, .
[[35mlola[0m][.] 63 EF FNDP 5/890 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 4 attempts, .
[[35mlola[0m][.] 66 EF STEQ 5/890 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 5/593 11/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 3193423 m, 627677 m/sec, 6080091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 50/855 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 28 attempts, .
[[35mlola[0m][.] 63 EF FNDP 10/885 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 5 attempts, .
[[35mlola[0m][.] 66 EF STEQ 10/885 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 10/593 22/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 6228420 m, 606999 m/sec, 11769961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 55/850 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 29 attempts, .
[[35mlola[0m][.] 63 EF FNDP 15/880 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 6 attempts, .
[[35mlola[0m][.] 66 EF STEQ 15/880 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 15/593 41/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 12039858 m, 1162287 m/sec, 18480807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 60/845 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 31 attempts, .
[[35mlola[0m][.] 63 EF FNDP 20/875 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 7 attempts, .
[[35mlola[0m][.] 66 EF STEQ 20/875 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 20/593 62/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 18285822 m, 1249192 m/sec, 25091948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 65/840 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 33 attempts, .
[[35mlola[0m][.] 63 EF FNDP 25/870 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 8 attempts, .
[[35mlola[0m][.] 66 EF STEQ 25/870 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 25/593 78/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 23234939 m, 989823 m/sec, 31303182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 70/835 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 34 attempts, .
[[35mlola[0m][.] 63 EF FNDP 30/865 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 9 attempts, .
[[35mlola[0m][.] 66 EF STEQ 30/865 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 30/593 92/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 27556341 m, 864280 m/sec, 37231261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 75/830 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 36 attempts, .
[[35mlola[0m][.] 63 EF FNDP 35/860 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 10 attempts, .
[[35mlola[0m][.] 66 EF STEQ 35/860 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 35/593 105/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 31603088 m, 809349 m/sec, 42974144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 80/825 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 38 attempts, .
[[35mlola[0m][.] 63 EF FNDP 40/855 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 12 attempts, .
[[35mlola[0m][.] 66 EF STEQ 40/855 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 40/593 111/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 33503320 m, 380046 m/sec, 46098484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 85/820 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 40 attempts, .
[[35mlola[0m][.] 63 EF FNDP 45/850 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 12 attempts, .
[[35mlola[0m][.] 66 EF STEQ 45/850 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 45/593 116/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 34902403 m, 279816 m/sec, 48678963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 90/815 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 46 attempts, .
[[35mlola[0m][.] 63 EF FNDP 50/845 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 13 attempts, .
[[35mlola[0m][.] 66 EF STEQ 50/845 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 50/593 124/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 37432165 m, 505952 m/sec, 51711343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 95/810 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 51 attempts, .
[[35mlola[0m][.] 63 EF FNDP 55/840 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 13 attempts, .
[[35mlola[0m][.] 66 EF STEQ 55/840 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 55/593 130/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 39487066 m, 410980 m/sec, 54563373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 100/805 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 57 attempts, .
[[35mlola[0m][.] 63 EF FNDP 60/835 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 14 attempts, .
[[35mlola[0m][.] 66 EF STEQ 60/835 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 60/593 136/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 41045381 m, 311663 m/sec, 57236709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 105/800 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 62 attempts, .
[[35mlola[0m][.] 63 EF FNDP 65/830 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 14 attempts, .
[[35mlola[0m][.] 66 EF STEQ 65/830 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 65/593 139/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 42116322 m, 214188 m/sec, 59682435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 110/795 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 68 attempts, .
[[35mlola[0m][.] 63 EF FNDP 70/825 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 15 attempts, .
[[35mlola[0m][.] 66 EF STEQ 70/825 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 70/593 143/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 43267567 m, 230249 m/sec, 62223579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 115/790 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 74 attempts, .
[[35mlola[0m][.] 63 EF FNDP 75/820 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 15 attempts, .
[[35mlola[0m][.] 66 EF STEQ 75/820 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 75/593 148/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 44721132 m, 290713 m/sec, 64858656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 120/785 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 79 attempts, .
[[35mlola[0m][.] 63 EF FNDP 80/815 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 16 attempts, .
[[35mlola[0m][.] 66 EF STEQ 80/815 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 80/593 154/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 46826809 m, 421135 m/sec, 67766818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 125/780 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 85 attempts, .
[[35mlola[0m][.] 63 EF FNDP 85/810 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 16 attempts, .
[[35mlola[0m][.] 66 EF STEQ 85/810 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 85/593 161/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 48904611 m, 415560 m/sec, 70539521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 130/775 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 90 attempts, .
[[35mlola[0m][.] 63 EF FNDP 90/805 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 17 attempts, .
[[35mlola[0m][.] 66 EF STEQ 90/805 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 90/593 164/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 49905624 m, 200202 m/sec, 72996936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 135/770 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 94 attempts, .
[[35mlola[0m][.] 63 EF FNDP 95/800 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 19 attempts, .
[[35mlola[0m][.] 66 EF STEQ 95/800 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 95/593 169/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 51341723 m, 287219 m/sec, 76275576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 140/765 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 100 attempts, .
[[35mlola[0m][.] 63 EF FNDP 100/795 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 22 attempts, .
[[35mlola[0m][.] 66 EF STEQ 100/795 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 100/593 175/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 53051990 m, 342053 m/sec, 80541963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 145/760 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 105 attempts, .
[[35mlola[0m][.] 63 EF FNDP 105/790 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 22 attempts, .
[[35mlola[0m][.] 66 EF STEQ 105/790 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 105/593 180/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 54680011 m, 325604 m/sec, 84567912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 150/755 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 110 attempts, .
[[35mlola[0m][.] 63 EF FNDP 110/785 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 23 attempts, .
[[35mlola[0m][.] 66 EF STEQ 110/785 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 110/593 183/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 55622694 m, 188536 m/sec, 86970945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 155/750 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 115 attempts, .
[[35mlola[0m][.] 63 EF FNDP 115/780 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 23 attempts, .
[[35mlola[0m][.] 66 EF STEQ 115/780 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 115/593 186/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 56550216 m, 185504 m/sec, 89336265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 160/745 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 120 attempts, .
[[35mlola[0m][.] 63 EF FNDP 120/775 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 25 attempts, .
[[35mlola[0m][.] 66 EF STEQ 120/775 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 120/593 190/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 57682441 m, 226445 m/sec, 92248450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 165/740 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 125 attempts, .
[[35mlola[0m][.] 63 EF FNDP 125/770 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 26 attempts, .
[[35mlola[0m][.] 66 EF STEQ 125/770 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 125/593 193/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 58602592 m, 184030 m/sec, 94612943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 170/735 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 130 attempts, .
[[35mlola[0m][.] 63 EF FNDP 130/765 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 26 attempts, .
[[35mlola[0m][.] 66 EF STEQ 130/765 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 130/593 196/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 59531682 m, 185818 m/sec, 96974243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 175/730 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 136 attempts, .
[[35mlola[0m][.] 63 EF FNDP 135/760 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 27 attempts, .
[[35mlola[0m][.] 66 EF STEQ 135/760 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 135/593 199/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 60457587 m, 185181 m/sec, 99349882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 180/725 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 139 attempts, .
[[35mlola[0m][.] 63 EF FNDP 140/755 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 27 attempts, .
[[35mlola[0m][.] 66 EF STEQ 140/755 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 140/593 208/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 63281168 m, 564716 m/sec, 103475037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 185/720 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 141 attempts, .
[[35mlola[0m][.] 63 EF FNDP 145/750 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 28 attempts, .
[[35mlola[0m][.] 66 EF STEQ 145/750 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 145/593 214/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 65161798 m, 376126 m/sec, 108240965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 190/715 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 142 attempts, .
[[35mlola[0m][.] 63 EF FNDP 150/745 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 29 attempts, .
[[35mlola[0m][.] 66 EF STEQ 150/745 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 150/593 220/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 66985563 m, 364753 m/sec, 112988090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 195/710 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 144 attempts, .
[[35mlola[0m][.] 63 EF FNDP 155/740 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 30 attempts, .
[[35mlola[0m][.] 66 EF STEQ 155/740 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 155/593 226/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 68814688 m, 365825 m/sec, 117749501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 200/705 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 145 attempts, .
[[35mlola[0m][.] 63 EF FNDP 160/735 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 31 attempts, .
[[35mlola[0m][.] 66 EF STEQ 160/735 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 160/593 231/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 70325860 m, 302234 m/sec, 121666547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 205/700 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 147 attempts, .
[[35mlola[0m][.] 63 EF FNDP 165/730 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 32 attempts, .
[[35mlola[0m][.] 66 EF STEQ 165/730 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 165/593 236/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 71831378 m, 301103 m/sec, 125572564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 210/695 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 148 attempts, .
[[35mlola[0m][.] 63 EF FNDP 170/725 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 33 attempts, .
[[35mlola[0m][.] 66 EF STEQ 170/725 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 170/593 241/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 73334354 m, 300595 m/sec, 129461540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 215/690 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 150 attempts, .
[[35mlola[0m][.] 63 EF FNDP 175/720 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 33 attempts, .
[[35mlola[0m][.] 66 EF STEQ 175/720 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 175/593 251/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 76365064 m, 606142 m/sec, 134148715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 220/685 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 151 attempts, .
[[35mlola[0m][.] 63 EF FNDP 180/715 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 34 attempts, .
[[35mlola[0m][.] 66 EF STEQ 180/715 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 180/593 256/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 77922821 m, 311551 m/sec, 138194028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 225/680 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 153 attempts, .
[[35mlola[0m][.] 63 EF FNDP 185/710 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 35 attempts, .
[[35mlola[0m][.] 66 EF STEQ 185/710 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 185/593 259/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 78825819 m, 180599 m/sec, 140544391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 230/675 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 156 attempts, .
[[35mlola[0m][.] 63 EF FNDP 190/705 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 38 attempts, .
[[35mlola[0m][.] 66 EF STEQ 190/705 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 190/593 262/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 79987230 m, 232282 m/sec, 143544988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 235/670 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 161 attempts, .
[[35mlola[0m][.] 63 EF FNDP 195/700 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 42 attempts, .
[[35mlola[0m][.] 66 EF STEQ 195/700 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 195/593 268/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 81685643 m, 339682 m/sec, 147943725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 240/665 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 166 attempts, .
[[35mlola[0m][.] 63 EF FNDP 200/695 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 46 attempts, .
[[35mlola[0m][.] 66 EF STEQ 200/695 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 200/593 273/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 83106689 m, 284209 m/sec, 151630495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 245/660 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 171 attempts, .
[[35mlola[0m][.] 63 EF FNDP 205/690 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 50 attempts, .
[[35mlola[0m][.] 66 EF STEQ 205/690 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 205/593 278/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 84843455 m, 347353 m/sec, 156128872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 250/655 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 175 attempts, .
[[35mlola[0m][.] 63 EF FNDP 210/685 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 54 attempts, .
[[35mlola[0m][.] 66 EF STEQ 210/685 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 210/593 283/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 86338102 m, 298929 m/sec, 159980132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 255/650 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 180 attempts, .
[[35mlola[0m][.] 63 EF FNDP 215/680 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 58 attempts, .
[[35mlola[0m][.] 66 EF STEQ 215/680 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 215/593 289/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 88022965 m, 336972 m/sec, 164374829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 260/645 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 185 attempts, .
[[35mlola[0m][.] 63 EF FNDP 220/675 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 63 attempts, .
[[35mlola[0m][.] 66 EF STEQ 220/675 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 220/593 294/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 89719462 m, 339299 m/sec, 168773283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 265/640 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 190 attempts, .
[[35mlola[0m][.] 63 EF FNDP 225/670 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 67 attempts, .
[[35mlola[0m][.] 66 EF STEQ 225/670 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 225/593 300/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 91444181 m, 344943 m/sec, 173257427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 270/635 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 195 attempts, .
[[35mlola[0m][.] 63 EF FNDP 230/665 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 71 attempts, .
[[35mlola[0m][.] 66 EF STEQ 230/665 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 230/593 305/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 93031616 m, 317487 m/sec, 177381673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 275/630 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 199 attempts, .
[[35mlola[0m][.] 63 EF FNDP 235/660 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 76 attempts, .
[[35mlola[0m][.] 66 EF STEQ 235/660 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 235/593 315/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 96236157 m, 640908 m/sec, 182515578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 280/625 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 203 attempts, .
[[35mlola[0m][.] 63 EF FNDP 240/655 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 78 attempts, .
[[35mlola[0m][.] 66 EF STEQ 240/655 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 240/593 326/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 99353437 m, 623456 m/sec, 187428661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 285/620 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 204 attempts, .
[[35mlola[0m][.] 63 EF FNDP 245/650 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 79 attempts, .
[[35mlola[0m][.] 66 EF STEQ 245/650 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 245/593 331/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 101052654 m, 339843 m/sec, 191854115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 290/615 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 207 attempts, .
[[35mlola[0m][.] 63 EF FNDP 250/645 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 82 attempts, .
[[35mlola[0m][.] 66 EF STEQ 250/645 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 250/593 336/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 102678025 m, 325074 m/sec, 196085431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 295/610 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 210 attempts, .
[[35mlola[0m][.] 63 EF FNDP 255/640 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 83 attempts, .
[[35mlola[0m][.] 66 EF STEQ 255/640 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 255/593 341/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 104059122 m, 276219 m/sec, 199674474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 300/605 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 211 attempts, .
[[35mlola[0m][.] 63 EF FNDP 260/635 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 84 attempts, .
[[35mlola[0m][.] 66 EF STEQ 260/635 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 260/593 346/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 105592040 m, 306583 m/sec, 203571438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 305/600 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 212 attempts, .
[[35mlola[0m][.] 63 EF FNDP 265/630 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 85 attempts, .
[[35mlola[0m][.] 66 EF STEQ 265/630 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 265/593 351/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 107092154 m, 300022 m/sec, 207416463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 310/595 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 214 attempts, .
[[35mlola[0m][.] 63 EF FNDP 270/625 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 87 attempts, .
[[35mlola[0m][.] 66 EF STEQ 270/625 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 270/593 356/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 108643992 m, 310367 m/sec, 211346974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 315/590 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 215 attempts, .
[[35mlola[0m][.] 63 EF FNDP 275/620 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 88 attempts, .
[[35mlola[0m][.] 66 EF STEQ 275/620 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 275/593 361/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 110138435 m, 298888 m/sec, 215233262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 320/585 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 216 attempts, .
[[35mlola[0m][.] 63 EF FNDP 280/615 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 89 attempts, .
[[35mlola[0m][.] 66 EF STEQ 280/615 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 280/593 366/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 111732911 m, 318895 m/sec, 219180011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 325/580 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 217 attempts, .
[[35mlola[0m][.] 63 EF FNDP 285/610 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 90 attempts, .
[[35mlola[0m][.] 66 EF STEQ 285/610 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 285/593 371/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 113272916 m, 308001 m/sec, 223072953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 330/575 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 219 attempts, .
[[35mlola[0m][.] 63 EF FNDP 290/605 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 92 attempts, .
[[35mlola[0m][.] 66 EF STEQ 290/605 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 290/593 376/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 114815630 m, 308542 m/sec, 227005836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 335/570 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 220 attempts, .
[[35mlola[0m][.] 63 EF FNDP 295/600 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 93 attempts, .
[[35mlola[0m][.] 66 EF STEQ 295/600 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 295/593 381/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 116399668 m, 316807 m/sec, 230954925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 340/565 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 221 attempts, .
[[35mlola[0m][.] 63 EF FNDP 300/595 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 94 attempts, .
[[35mlola[0m][.] 66 EF STEQ 300/595 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 300/593 386/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 117934477 m, 306961 m/sec, 234871621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 345/560 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 222 attempts, .
[[35mlola[0m][.] 63 EF FNDP 305/590 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 95 attempts, .
[[35mlola[0m][.] 66 EF STEQ 305/590 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 305/593 393/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 120004287 m, 413962 m/sec, 239056088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 350/555 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 224 attempts, .
[[35mlola[0m][.] 63 EF FNDP 310/585 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 97 attempts, .
[[35mlola[0m][.] 66 EF STEQ 310/585 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 310/593 401/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 122488950 m, 496932 m/sec, 243489925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 355/550 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 225 attempts, .
[[35mlola[0m][.] 63 EF FNDP 315/580 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 98 attempts, .
[[35mlola[0m][.] 66 EF STEQ 315/580 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 315/593 406/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 124052807 m, 312771 m/sec, 247493854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 360/545 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 226 attempts, .
[[35mlola[0m][.] 63 EF FNDP 320/575 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 99 attempts, .
[[35mlola[0m][.] 66 EF STEQ 320/575 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 320/593 411/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 125617778 m, 312994 m/sec, 251497409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 365/540 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 227 attempts, .
[[35mlola[0m][.] 63 EF FNDP 325/570 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 100 attempts, .
[[35mlola[0m][.] 66 EF STEQ 325/570 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 325/593 416/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 127216316 m, 319707 m/sec, 255505513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 370/535 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 228 attempts, .
[[35mlola[0m][.] 63 EF FNDP 330/565 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 102 attempts, .
[[35mlola[0m][.] 66 EF STEQ 330/565 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 330/593 421/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 128791564 m, 315049 m/sec, 259500357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 375/530 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 230 attempts, .
[[35mlola[0m][.] 63 EF FNDP 335/560 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 103 attempts, .
[[35mlola[0m][.] 66 EF STEQ 335/560 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 335/593 427/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 130373714 m, 316430 m/sec, 263465747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 380/525 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 231 attempts, .
[[35mlola[0m][.] 63 EF FNDP 340/555 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 104 attempts, .
[[35mlola[0m][.] 66 EF STEQ 340/555 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 340/593 432/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 131925807 m, 310418 m/sec, 267442103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 385/520 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 232 attempts, .
[[35mlola[0m][.] 63 EF FNDP 345/550 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 106 attempts, .
[[35mlola[0m][.] 66 EF STEQ 345/550 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 345/593 437/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 133472803 m, 309399 m/sec, 271420568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 390/515 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 233 attempts, .
[[35mlola[0m][.] 63 EF FNDP 350/545 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 107 attempts, .
[[35mlola[0m][.] 66 EF STEQ 350/545 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 350/593 442/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 135046747 m, 314788 m/sec, 275427515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 395/510 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 235 attempts, .
[[35mlola[0m][.] 63 EF FNDP 355/540 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 108 attempts, .
[[35mlola[0m][.] 66 EF STEQ 355/540 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 355/593 447/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 136646039 m, 319858 m/sec, 279445261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 400/505 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 236 attempts, .
[[35mlola[0m][.] 63 EF FNDP 360/535 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 109 attempts, .
[[35mlola[0m][.] 66 EF STEQ 360/535 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 360/593 452/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 138269446 m, 324681 m/sec, 283586676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 405/500 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 237 attempts, .
[[35mlola[0m][.] 63 EF FNDP 365/530 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 111 attempts, .
[[35mlola[0m][.] 66 EF STEQ 365/530 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 365/593 462/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 141301414 m, 606393 m/sec, 288260749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 410/495 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 238 attempts, .
[[35mlola[0m][.] 63 EF FNDP 370/525 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 112 attempts, .
[[35mlola[0m][.] 66 EF STEQ 370/525 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 370/593 467/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 142895106 m, 318738 m/sec, 292350372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 415/490 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 240 attempts, .
[[35mlola[0m][.] 63 EF FNDP 375/520 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 113 attempts, .
[[35mlola[0m][.] 66 EF STEQ 375/520 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 375/593 473/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 144482278 m, 317434 m/sec, 296462842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 420/485 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 241 attempts, .
[[35mlola[0m][.] 63 EF FNDP 380/515 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 115 attempts, .
[[35mlola[0m][.] 66 EF STEQ 380/515 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 380/593 478/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 146084971 m, 320538 m/sec, 300579806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 425/480 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 242 attempts, .
[[35mlola[0m][.] 63 EF FNDP 385/510 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 116 attempts, .
[[35mlola[0m][.] 66 EF STEQ 385/510 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 385/593 483/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 147593404 m, 301686 m/sec, 304480052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 430/475 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 243 attempts, .
[[35mlola[0m][.] 63 EF FNDP 390/505 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 117 attempts, .
[[35mlola[0m][.] 66 EF STEQ 390/505 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 390/593 488/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 149066913 m, 294701 m/sec, 308320649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 435/470 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 244 attempts, .
[[35mlola[0m][.] 63 EF FNDP 395/500 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 118 attempts, .
[[35mlola[0m][.] 66 EF STEQ 395/500 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 395/593 492/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 150545707 m, 295758 m/sec, 312171667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 440/465 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 245 attempts, .
[[35mlola[0m][.] 63 EF FNDP 400/495 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 119 attempts, .
[[35mlola[0m][.] 66 EF STEQ 400/495 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 400/593 497/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 152059877 m, 302834 m/sec, 316071297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 445/460 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 246 attempts, .
[[35mlola[0m][.] 63 EF FNDP 405/490 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 120 attempts, .
[[35mlola[0m][.] 66 EF STEQ 405/490 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 405/593 502/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 153565810 m, 301186 m/sec, 319962270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 450/455 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-04 247 attempts, .
[[35mlola[0m][.] 63 EF FNDP 410/485 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 122 attempts, .
[[35mlola[0m][.] 66 EF STEQ 410/485 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 410/593 507/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 155080667 m, 302971 m/sec, 323865975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 53 (type FNDP) for CircadianClock-PT-001000-ReachabilityFireability-2024-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 0 0 1 1 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-05: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EF FNDP 415/480 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 123 attempts, .
[[35mlola[0m][.] 66 EF STEQ 415/480 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 415/593 512/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 156596305 m, 303127 m/sec, 327775920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 21 CircadianClock-PT-001000-ReachabilityFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type FNDP) for CircadianClock-PT-001000-ReachabilityFireability-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 249
[[35mlola[0m][I] time used : 455
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for CircadianClock-PT-001000-ReachabilityFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 15 CircadianClock-PT-001000-ReachabilityFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for CircadianClock-PT-001000-ReachabilityFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 78 (type FNDP) for 27 CircadianClock-PT-001000-ReachabilityFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EF FNDP 420/1365 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 124 attempts, .
[[35mlola[0m][.] 66 EF STEQ 420/1365 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 420/890 514/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 157123231 m, 105385 m/sec, 329149042 t fired, .
[[35mlola[0m][.] 78 EF FNDP 5/1048 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-09 2 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-00: AG true state equation[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-ReachabilityFireability-2024-13: AG false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-14: EF true state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-ReachabilityFireability-2024-15: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-01: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-03: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-04: AG 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-ReachabilityFireability-2024-09: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 63 EF FNDP 427/1359 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 124 attempts, .
[[35mlola[0m][.] 66 EF STEQ 427/1359 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 427/890 514/2000 CircadianClock-PT-001000-ReachabilityFireability-2024-01 157201379 m, 15629 m/sec, 329354020 t fired, .
[[35mlola[0m][.] 78 EF FNDP 12/1042 0/5 CircadianClock-PT-001000-ReachabilityFireability-2024-09 2 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircadianClock-PT-001000"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CircadianClock-PT-001000, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-tall-171620506900303"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CircadianClock-PT-001000.tgz
mv CircadianClock-PT-001000 execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;