MCC'2024- Execution of r071-tall-171620506900300

About the Execution of LoLA for CircadianClock-PT-001000

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16207.712	114893.00	114226.00	822.80	?T???F??FFF?????	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r071-tall-171620506900300.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CircadianClock-PT-001000, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-tall-171620506900300
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 540K
-rw-r--r-- 1 mcc users 7.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:32 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 22 14:32 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Apr 22 14:32 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:32 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 12 03:25 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 159K Apr 12 03:25 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 12 03:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 103K Apr 12 03:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:32 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:32 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 11K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-00
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-01
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-02
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-03
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-04
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-05
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-06
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-07
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-08
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-09
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-10
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-11
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-12
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-13
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-14
FORMULA_NAME CircadianClock-PT-001000-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717039965126

FORMULA CircadianClock-PT-001000-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-001000-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-001000-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-001000-LTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-001000-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717040080019

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 38 (type CNST) for 35 CircadianClock-PT-001000-LTLFireability-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 38 (type CNST) for CircadianClock-PT-001000-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 15 CircadianClock-PT-001000-LTLFireability-05
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 65 (type FNDP) for 15 CircadianClock-PT-001000-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 15 CircadianClock-PT-001000-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for CircadianClock-PT-001000-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 65 (type FNDP) for CircadianClock-PT-001000-LTLFireability-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 66 (type EQUN) for CircadianClock-PT-001000-LTLFireability-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 CircadianClock-PT-001000-LTLFireability-08
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[*** LOG ERROR #0001 ***] [2024-05-30 03:32:45] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for CircadianClock-PT-001000-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1002
[[35mlola[0m][I] fired transitions : 1002
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 65 (type FNDP) for CircadianClock-PT-001000-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 CircadianClock-PT-001000-LTLFireability-01
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for CircadianClock-PT-001000-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 CircadianClock-PT-001000-LTLFireability-13
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 42 CircadianClock-PT-001000-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 42 CircadianClock-PT-001000-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 26 CircadianClock-PT-001000-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for CircadianClock-PT-001000-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for CircadianClock-PT-001000-LTLFireability-10 (obsolete)
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for CircadianClock-PT-001000-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for CircadianClock-PT-001000-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for CircadianClock-PT-001000-LTLFireability-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 5/327 35/2000 CircadianClock-PT-001000-LTLFireability-13 5363679 m, 1072735 m/sec, 6986718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 10/327 66/2000 CircadianClock-PT-001000-LTLFireability-13 10281600 m, 983584 m/sec, 13548682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 15/327 97/2000 CircadianClock-PT-001000-LTLFireability-13 15128926 m, 969465 m/sec, 20015539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 20/327 128/2000 CircadianClock-PT-001000-LTLFireability-13 20025744 m, 979363 m/sec, 26548248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 25/327 158/2000 CircadianClock-PT-001000-LTLFireability-13 24728361 m, 940523 m/sec, 32822855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 30/327 188/2000 CircadianClock-PT-001000-LTLFireability-13 29439037 m, 942135 m/sec, 39107457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 35/327 217/2000 CircadianClock-PT-001000-LTLFireability-13 34099341 m, 932060 m/sec, 45325297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 40/327 247/2000 CircadianClock-PT-001000-LTLFireability-13 38761560 m, 932443 m/sec, 51545211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 45/327 277/2000 CircadianClock-PT-001000-LTLFireability-13 43451050 m, 937898 m/sec, 57801942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 50/327 307/2000 CircadianClock-PT-001000-LTLFireability-13 48135749 m, 936939 m/sec, 64052025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 55/327 336/2000 CircadianClock-PT-001000-LTLFireability-13 52773752 m, 927600 m/sec, 70240340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 60/327 365/2000 CircadianClock-PT-001000-LTLFireability-13 57368827 m, 919015 m/sec, 76370585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 65/327 395/2000 CircadianClock-PT-001000-LTLFireability-13 61984561 m, 923146 m/sec, 82528984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 70/327 423/2000 CircadianClock-PT-001000-LTLFireability-13 66485553 m, 900198 m/sec, 88533611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 75/327 453/2000 CircadianClock-PT-001000-LTLFireability-13 71130145 m, 928918 m/sec, 94730032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 80/327 481/2000 CircadianClock-PT-001000-LTLFireability-13 75568163 m, 887603 m/sec, 100651419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 85/327 510/2000 CircadianClock-PT-001000-LTLFireability-13 80120544 m, 910476 m/sec, 106724867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 90/327 538/2000 CircadianClock-PT-001000-LTLFireability-13 84487811 m, 873453 m/sec, 112551748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 95/327 566/2000 CircadianClock-PT-001000-LTLFireability-13 88896522 m, 881742 m/sec, 118433896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 566
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 100/327 595/2000 CircadianClock-PT-001000-LTLFireability-13 93507542 m, 922204 m/sec, 124585675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 105/327 624/2000 CircadianClock-PT-001000-LTLFireability-13 98093233 m, 917138 m/sec, 130703180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 624
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-05: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLFireability-10: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 114/327 644/2000 CircadianClock-PT-001000-LTLFireability-13 101280760 m, 637505 m/sec, 134956004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 644
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircadianClock-PT-001000"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CircadianClock-PT-001000, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-tall-171620506900300"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CircadianClock-PT-001000.tgz
mv CircadianClock-PT-001000 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;