About the Execution of LoLA for CircadianClock-PT-001000
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16195.739 | 121987.00 | 124143.00 | 510.40 | ???????????FT?F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r071-tall-171620506900299.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CircadianClock-PT-001000, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-tall-171620506900299
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 540K
-rw-r--r-- 1 mcc users 7.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:32 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 22 14:32 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Apr 22 14:32 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:32 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 12 03:25 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 159K Apr 12 03:25 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 12 03:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 103K Apr 12 03:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:32 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:32 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 11K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CircadianClock-PT-001000-LTLCardinality-00
FORMULA_NAME CircadianClock-PT-001000-LTLCardinality-01
FORMULA_NAME CircadianClock-PT-001000-LTLCardinality-02
FORMULA_NAME CircadianClock-PT-001000-LTLCardinality-03
FORMULA_NAME CircadianClock-PT-001000-LTLCardinality-04
FORMULA_NAME CircadianClock-PT-001000-LTLCardinality-05
FORMULA_NAME CircadianClock-PT-001000-LTLCardinality-06
FORMULA_NAME CircadianClock-PT-001000-LTLCardinality-07
FORMULA_NAME CircadianClock-PT-001000-LTLCardinality-08
FORMULA_NAME CircadianClock-PT-001000-LTLCardinality-09
FORMULA_NAME CircadianClock-PT-001000-LTLCardinality-10
FORMULA_NAME CircadianClock-PT-001000-LTLCardinality-11
FORMULA_NAME CircadianClock-PT-001000-LTLCardinality-12
FORMULA_NAME CircadianClock-PT-001000-LTLCardinality-13
FORMULA_NAME CircadianClock-PT-001000-LTLCardinality-14
FORMULA_NAME CircadianClock-PT-001000-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717039889186
FORMULA CircadianClock-PT-001000-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-001000-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CircadianClock-PT-001000-LTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717040011173
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 37 CircadianClock-PT-001000-LTLCardinality-11
[[35mlola[0m][I] time limit : 133 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 65 (type FNDP) for 37 CircadianClock-PT-001000-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 37 CircadianClock-PT-001000-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for CircadianClock-PT-001000-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1001
[[35mlola[0m][I] fired transitions : 1000
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 65 (type FNDP) for CircadianClock-PT-001000-LTLCardinality-11 (obsolete)
[[35mlola[0m][W] CANCELED task # 66 (type EQUN) for CircadianClock-PT-001000-LTLCardinality-11 (obsolete)
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 50 CircadianClock-PT-001000-LTLCardinality-14
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 50 CircadianClock-PT-001000-LTLCardinality-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type FNDP) for CircadianClock-PT-001000-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for CircadianClock-PT-001000-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1002
[[35mlola[0m][I] fired transitions : 1002
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 72 (type EQUN) for CircadianClock-PT-001000-LTLCardinality-14 (obsolete)
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 CircadianClock-PT-001000-LTLCardinality-12
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for CircadianClock-PT-001000-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 17
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 CircadianClock-PT-001000-LTLCardinality-09
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 21 (type CNST) for 18 CircadianClock-PT-001000-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 21 (type CNST) for CircadianClock-PT-001000-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for CircadianClock-PT-001000-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for CircadianClock-PT-001000-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 5/300 27/2000 CircadianClock-PT-001000-LTLCardinality-09 4116570 m, 823314 m/sec, 7728860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 10/300 52/2000 CircadianClock-PT-001000-LTLCardinality-09 7905264 m, 757738 m/sec, 15305610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 15/300 76/2000 CircadianClock-PT-001000-LTLCardinality-09 11597244 m, 738396 m/sec, 22687072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 20/300 99/2000 CircadianClock-PT-001000-LTLCardinality-09 15259584 m, 732468 m/sec, 30009566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 25/300 123/2000 CircadianClock-PT-001000-LTLCardinality-09 18842780 m, 716639 m/sec, 37175514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 30/300 145/2000 CircadianClock-PT-001000-LTLCardinality-09 22349281 m, 701300 m/sec, 44185767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 35/300 168/2000 CircadianClock-PT-001000-LTLCardinality-09 25860880 m, 702319 m/sec, 51207628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 40/300 191/2000 CircadianClock-PT-001000-LTLCardinality-09 29317431 m, 691310 m/sec, 58118126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 45/300 213/2000 CircadianClock-PT-001000-LTLCardinality-09 32823154 m, 701144 m/sec, 65129336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 50/300 236/2000 CircadianClock-PT-001000-LTLCardinality-09 36276906 m, 690750 m/sec, 72033955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 55/300 258/2000 CircadianClock-PT-001000-LTLCardinality-09 39691984 m, 683015 m/sec, 78863295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 60/300 280/2000 CircadianClock-PT-001000-LTLCardinality-09 43107646 m, 683132 m/sec, 85691385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 65/300 302/2000 CircadianClock-PT-001000-LTLCardinality-09 46444252 m, 667321 m/sec, 92363196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 70/300 324/2000 CircadianClock-PT-001000-LTLCardinality-09 49850640 m, 681277 m/sec, 99175336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 75/300 346/2000 CircadianClock-PT-001000-LTLCardinality-09 53211936 m, 672259 m/sec, 105895366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 80/300 367/2000 CircadianClock-PT-001000-LTLCardinality-09 56546793 m, 666971 m/sec, 112563925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 85/300 389/2000 CircadianClock-PT-001000-LTLCardinality-09 59847872 m, 660215 m/sec, 119165099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 90/300 410/2000 CircadianClock-PT-001000-LTLCardinality-09 63191475 m, 668720 m/sec, 125848903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 95/300 432/2000 CircadianClock-PT-001000-LTLCardinality-09 66581221 m, 677949 m/sec, 132627992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 100/300 454/2000 CircadianClock-PT-001000-LTLCardinality-09 69941650 m, 672085 m/sec, 139347526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 105/300 476/2000 CircadianClock-PT-001000-LTLCardinality-09 73291707 m, 670011 m/sec, 146044699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 110/300 497/2000 CircadianClock-PT-001000-LTLCardinality-09 76576035 m, 656865 m/sec, 152611779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 115/300 519/2000 CircadianClock-PT-001000-LTLCardinality-09 79879420 m, 660677 m/sec, 159217692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-11: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mCircadianClock-PT-001000-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCircadianClock-PT-001000-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-07: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CircadianClock-PT-001000-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 120/300 540/2000 CircadianClock-PT-001000-LTLCardinality-09 83213134 m, 666742 m/sec, 165881823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircadianClock-PT-001000"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CircadianClock-PT-001000, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-tall-171620506900299"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CircadianClock-PT-001000.tgz
mv CircadianClock-PT-001000 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;