About the Execution of LoLA for CSRepetitions-PT-10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16205.604 | 958221.00 | 981995.00 | 3516.20 | ???????????????F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r071-tall-171620506800268.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CSRepetitions-PT-10, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-tall-171620506800268
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 20M
-rw-r--r-- 1 mcc users 559K Apr 12 10:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 1.9M Apr 12 10:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 699K Apr 12 10:29 CTLFireability.txt
-rw-r--r-- 1 mcc users 2.9M Apr 12 10:29 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 243K Apr 22 14:32 LTLCardinality.txt
-rw-r--r-- 1 mcc users 645K Apr 22 14:32 LTLCardinality.xml
-rw-r--r-- 1 mcc users 252K Apr 22 14:32 LTLFireability.txt
-rw-r--r-- 1 mcc users 779K Apr 22 14:32 LTLFireability.xml
-rw-r--r-- 1 mcc users 562K Apr 12 12:26 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 2.0M Apr 12 12:26 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 1.7M Apr 12 12:04 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 6.8M Apr 12 12:04 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 34K Apr 22 14:32 UpperBounds.txt
-rw-r--r-- 1 mcc users 67K Apr 22 14:32 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.2M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CSRepetitions-PT-10-LTLFireability-00
FORMULA_NAME CSRepetitions-PT-10-LTLFireability-01
FORMULA_NAME CSRepetitions-PT-10-LTLFireability-02
FORMULA_NAME CSRepetitions-PT-10-LTLFireability-03
FORMULA_NAME CSRepetitions-PT-10-LTLFireability-04
FORMULA_NAME CSRepetitions-PT-10-LTLFireability-05
FORMULA_NAME CSRepetitions-PT-10-LTLFireability-06
FORMULA_NAME CSRepetitions-PT-10-LTLFireability-07
FORMULA_NAME CSRepetitions-PT-10-LTLFireability-08
FORMULA_NAME CSRepetitions-PT-10-LTLFireability-09
FORMULA_NAME CSRepetitions-PT-10-LTLFireability-10
FORMULA_NAME CSRepetitions-PT-10-LTLFireability-11
FORMULA_NAME CSRepetitions-PT-10-LTLFireability-12
FORMULA_NAME CSRepetitions-PT-10-LTLFireability-13
FORMULA_NAME CSRepetitions-PT-10-LTLFireability-14
FORMULA_NAME CSRepetitions-PT-10-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717038788356
FORMULA CSRepetitions-PT-10-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717039746577
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 56 (type CNST) for 53 CSRepetitions-PT-10-LTLFireability-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 56 (type CNST) for CSRepetitions-PT-10-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 38 CSRepetitions-PT-10-LTLFireability-10
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 38 CSRepetitions-PT-10-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[*** LOG ERROR #0001 ***] [2024-05-30 03:13:09] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 6 CSRepetitions-PT-10-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for CSRepetitions-PT-10-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 22
[[35mlola[0m][I] fired transitions : 21
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for CSRepetitions-PT-10-LTLFireability-10 (obsolete)
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 6 CSRepetitions-PT-10-LTLFireability-02
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for CSRepetitions-PT-10-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 69 (type EQUN) for CSRepetitions-PT-10-LTLFireability-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 CSRepetitions-PT-10-LTLFireability-14
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for CSRepetitions-PT-10-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for CSRepetitions-PT-10-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for CSRepetitions-PT-10-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 CSRepetitions-PT-10-LTLFireability-12
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 1/256 1/2000 CSRepetitions-PT-10-LTLFireability-12 25432 m, 5086 m/sec, 180379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 6/256 4/2000 CSRepetitions-PT-10-LTLFireability-12 133692 m, 21652 m/sec, 1093941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 11/256 6/2000 CSRepetitions-PT-10-LTLFireability-12 232404 m, 19742 m/sec, 1998862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 16/256 8/2000 CSRepetitions-PT-10-LTLFireability-12 326713 m, 18861 m/sec, 2895175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 21/256 10/2000 CSRepetitions-PT-10-LTLFireability-12 416303 m, 17918 m/sec, 3788958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 26/256 12/2000 CSRepetitions-PT-10-LTLFireability-12 510953 m, 18930 m/sec, 4676195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 31/256 14/2000 CSRepetitions-PT-10-LTLFireability-12 596149 m, 17039 m/sec, 5555717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 36/256 16/2000 CSRepetitions-PT-10-LTLFireability-12 683176 m, 17405 m/sec, 6441446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 41/256 18/2000 CSRepetitions-PT-10-LTLFireability-12 764407 m, 16246 m/sec, 7328518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 46/256 20/2000 CSRepetitions-PT-10-LTLFireability-12 856234 m, 18365 m/sec, 8210504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 51/256 22/2000 CSRepetitions-PT-10-LTLFireability-12 946087 m, 17970 m/sec, 9094819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 56/256 24/2000 CSRepetitions-PT-10-LTLFireability-12 1033215 m, 17425 m/sec, 9984920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 61/256 26/2000 CSRepetitions-PT-10-LTLFireability-12 1117304 m, 16817 m/sec, 10870364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 66/256 28/2000 CSRepetitions-PT-10-LTLFireability-12 1197758 m, 16090 m/sec, 11757955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 71/256 29/2000 CSRepetitions-PT-10-LTLFireability-12 1283367 m, 17121 m/sec, 12646742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 76/256 31/2000 CSRepetitions-PT-10-LTLFireability-12 1363882 m, 16103 m/sec, 13538678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 81/256 33/2000 CSRepetitions-PT-10-LTLFireability-12 1444776 m, 16178 m/sec, 14429888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 86/256 35/2000 CSRepetitions-PT-10-LTLFireability-12 1518961 m, 14837 m/sec, 15302687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 91/256 37/2000 CSRepetitions-PT-10-LTLFireability-12 1597460 m, 15699 m/sec, 16190496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 96/256 39/2000 CSRepetitions-PT-10-LTLFireability-12 1691957 m, 18899 m/sec, 17075691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 101/256 41/2000 CSRepetitions-PT-10-LTLFireability-12 1778399 m, 17288 m/sec, 17964169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 106/256 43/2000 CSRepetitions-PT-10-LTLFireability-12 1864805 m, 17281 m/sec, 18851874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 111/256 44/2000 CSRepetitions-PT-10-LTLFireability-12 1945999 m, 16238 m/sec, 19736698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 117/256 46/2000 CSRepetitions-PT-10-LTLFireability-12 2031825 m, 17165 m/sec, 20623209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 122/256 48/2000 CSRepetitions-PT-10-LTLFireability-12 2113198 m, 16274 m/sec, 21505974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 127/256 50/2000 CSRepetitions-PT-10-LTLFireability-12 2192449 m, 15850 m/sec, 22385657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 132/256 52/2000 CSRepetitions-PT-10-LTLFireability-12 2269116 m, 15333 m/sec, 23264897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 137/256 53/2000 CSRepetitions-PT-10-LTLFireability-12 2342019 m, 14580 m/sec, 24142950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 142/256 55/2000 CSRepetitions-PT-10-LTLFireability-12 2425837 m, 16763 m/sec, 25022654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 147/256 57/2000 CSRepetitions-PT-10-LTLFireability-12 2507819 m, 16396 m/sec, 25911520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 152/256 59/2000 CSRepetitions-PT-10-LTLFireability-12 2587194 m, 15875 m/sec, 26793195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 157/256 61/2000 CSRepetitions-PT-10-LTLFireability-12 2664301 m, 15421 m/sec, 27677838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 162/256 62/2000 CSRepetitions-PT-10-LTLFireability-12 2737496 m, 14639 m/sec, 28563277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 167/256 64/2000 CSRepetitions-PT-10-LTLFireability-12 2816158 m, 15732 m/sec, 29447181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 172/256 66/2000 CSRepetitions-PT-10-LTLFireability-12 2891700 m, 15108 m/sec, 30331523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 177/256 67/2000 CSRepetitions-PT-10-LTLFireability-12 2963735 m, 14407 m/sec, 31218015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 182/256 69/2000 CSRepetitions-PT-10-LTLFireability-12 3036073 m, 14467 m/sec, 32101901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 187/256 70/2000 CSRepetitions-PT-10-LTLFireability-12 3105246 m, 13834 m/sec, 32987369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 192/256 72/2000 CSRepetitions-PT-10-LTLFireability-12 3183966 m, 15744 m/sec, 33871675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 197/256 74/2000 CSRepetitions-PT-10-LTLFireability-12 3276689 m, 18544 m/sec, 34753930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 202/256 76/2000 CSRepetitions-PT-10-LTLFireability-12 3362742 m, 17210 m/sec, 35634923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 207/256 78/2000 CSRepetitions-PT-10-LTLFireability-12 3447842 m, 17020 m/sec, 36519036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 212/256 80/2000 CSRepetitions-PT-10-LTLFireability-12 3527039 m, 15839 m/sec, 37399282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 217/256 82/2000 CSRepetitions-PT-10-LTLFireability-12 3612540 m, 17100 m/sec, 38273974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 222/256 84/2000 CSRepetitions-PT-10-LTLFireability-12 3693737 m, 16239 m/sec, 39148971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 227/256 85/2000 CSRepetitions-PT-10-LTLFireability-12 3772581 m, 15768 m/sec, 40030761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 232/256 87/2000 CSRepetitions-PT-10-LTLFireability-12 3849573 m, 15398 m/sec, 40913378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 237/256 89/2000 CSRepetitions-PT-10-LTLFireability-12 3921462 m, 14377 m/sec, 41793132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 242/256 91/2000 CSRepetitions-PT-10-LTLFireability-12 4006124 m, 16932 m/sec, 42669061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 247/256 93/2000 CSRepetitions-PT-10-LTLFireability-12 4087341 m, 16243 m/sec, 43544148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 252/256 94/2000 CSRepetitions-PT-10-LTLFireability-12 4165489 m, 15629 m/sec, 44417818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 45 (type EXCL) for CSRepetitions-PT-10-LTLFireability-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 CSRepetitions-PT-10-LTLFireability-13
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 CSRepetitions-PT-10-LTLFireability-12
[[35mlola[0m][I] time limit : 3339 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 5/3339 3/5 CSRepetitions-PT-10-LTLFireability-12 112164 m, -810665 m/sec, 907433 t fired, .
[[35mlola[0m][.] 48 LTL EXCL 5/256 2/2000 CSRepetitions-PT-10-LTLFireability-13 112282 m, 22456 m/sec, 851587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 45 LTL EXCL 10/3339 5/5 CSRepetitions-PT-10-LTLFireability-12 211201 m, 19807 m/sec, 1814141 t fired, .
[[35mlola[0m][.] 48 LTL EXCL 10/238 4/2000 CSRepetitions-PT-10-LTLFireability-13 212808 m, 20105 m/sec, 1720177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 45 (type EXCL) for CSRepetitions-PT-10-LTLFireability-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 15/238 5/2000 CSRepetitions-PT-10-LTLFireability-13 310281 m, 19494 m/sec, 2581127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 20/256 6/2000 CSRepetitions-PT-10-LTLFireability-13 403390 m, 18621 m/sec, 3476289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 25/256 8/2000 CSRepetitions-PT-10-LTLFireability-13 507755 m, 20873 m/sec, 4390696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 30/256 9/2000 CSRepetitions-PT-10-LTLFireability-13 601924 m, 18833 m/sec, 5306322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 35/256 11/2000 CSRepetitions-PT-10-LTLFireability-13 695144 m, 18644 m/sec, 6219017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 40/256 12/2000 CSRepetitions-PT-10-LTLFireability-13 779904 m, 16952 m/sec, 7123275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 45/256 13/2000 CSRepetitions-PT-10-LTLFireability-13 881584 m, 20336 m/sec, 8023289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 50/256 15/2000 CSRepetitions-PT-10-LTLFireability-13 976120 m, 18907 m/sec, 8927658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 55/256 16/2000 CSRepetitions-PT-10-LTLFireability-13 1071288 m, 19033 m/sec, 9843974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 60/256 17/2000 CSRepetitions-PT-10-LTLFireability-13 1153930 m, 16528 m/sec, 10706076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 65/256 19/2000 CSRepetitions-PT-10-LTLFireability-13 1239236 m, 17061 m/sec, 11551431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 70/256 20/2000 CSRepetitions-PT-10-LTLFireability-13 1325740 m, 17300 m/sec, 12440235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 75/256 21/2000 CSRepetitions-PT-10-LTLFireability-13 1409836 m, 16819 m/sec, 13332324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 80/256 22/2000 CSRepetitions-PT-10-LTLFireability-13 1490868 m, 16206 m/sec, 14221224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 85/256 23/2000 CSRepetitions-PT-10-LTLFireability-13 1566418 m, 15110 m/sec, 15113092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 90/256 25/2000 CSRepetitions-PT-10-LTLFireability-13 1666550 m, 20026 m/sec, 16003306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 95/256 26/2000 CSRepetitions-PT-10-LTLFireability-13 1759690 m, 18628 m/sec, 16892086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 100/256 27/2000 CSRepetitions-PT-10-LTLFireability-13 1852244 m, 18510 m/sec, 17781052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 105/256 29/2000 CSRepetitions-PT-10-LTLFireability-13 1937380 m, 17027 m/sec, 18666422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 110/256 30/2000 CSRepetitions-PT-10-LTLFireability-13 2025348 m, 17593 m/sec, 19543765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 115/256 31/2000 CSRepetitions-PT-10-LTLFireability-13 2111220 m, 17174 m/sec, 20424093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 120/256 32/2000 CSRepetitions-PT-10-LTLFireability-13 2194106 m, 16577 m/sec, 21305639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 125/256 34/2000 CSRepetitions-PT-10-LTLFireability-13 2274506 m, 16080 m/sec, 22187281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 130/256 35/2000 CSRepetitions-PT-10-LTLFireability-13 2349542 m, 15007 m/sec, 23065642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 135/256 36/2000 CSRepetitions-PT-10-LTLFireability-13 2438902 m, 17872 m/sec, 23941879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 140/256 37/2000 CSRepetitions-PT-10-LTLFireability-13 2524730 m, 17165 m/sec, 24832142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 145/256 38/2000 CSRepetitions-PT-10-LTLFireability-13 2607812 m, 16616 m/sec, 25721031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 150/256 40/2000 CSRepetitions-PT-10-LTLFireability-13 2688702 m, 16178 m/sec, 26614615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 155/256 41/2000 CSRepetitions-PT-10-LTLFireability-13 2765206 m, 15300 m/sec, 27508239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 160/256 42/2000 CSRepetitions-PT-10-LTLFireability-13 2848138 m, 16586 m/sec, 28404390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 165/256 43/2000 CSRepetitions-PT-10-LTLFireability-13 2926638 m, 15700 m/sec, 29298447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 170/256 44/2000 CSRepetitions-PT-10-LTLFireability-13 3003650 m, 15402 m/sec, 30192194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 175/256 45/2000 CSRepetitions-PT-10-LTLFireability-13 3077752 m, 14820 m/sec, 31086878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 180/256 46/2000 CSRepetitions-PT-10-LTLFireability-13 3145834 m, 13616 m/sec, 31979998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 185/256 48/2000 CSRepetitions-PT-10-LTLFireability-13 3249296 m, 20692 m/sec, 32870874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 190/256 49/2000 CSRepetitions-PT-10-LTLFireability-13 3340772 m, 18295 m/sec, 33761411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 195/256 50/2000 CSRepetitions-PT-10-LTLFireability-13 3433710 m, 18587 m/sec, 34650449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 200/256 52/2000 CSRepetitions-PT-10-LTLFireability-13 3518880 m, 17034 m/sec, 35540078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 205/256 53/2000 CSRepetitions-PT-10-LTLFireability-13 3609758 m, 18175 m/sec, 36435980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 210/256 54/2000 CSRepetitions-PT-10-LTLFireability-13 3695633 m, 17175 m/sec, 37321091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 215/256 55/2000 CSRepetitions-PT-10-LTLFireability-13 3775784 m, 16030 m/sec, 38176130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 220/256 56/2000 CSRepetitions-PT-10-LTLFireability-13 3854712 m, 15785 m/sec, 39044547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 225/256 57/2000 CSRepetitions-PT-10-LTLFireability-13 3928170 m, 14691 m/sec, 39917824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 230/256 59/2000 CSRepetitions-PT-10-LTLFireability-13 4019107 m, 18187 m/sec, 40796701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 235/256 60/2000 CSRepetitions-PT-10-LTLFireability-13 4099772 m, 16133 m/sec, 41633684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 240/256 61/2000 CSRepetitions-PT-10-LTLFireability-13 4177086 m, 15462 m/sec, 42462008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 245/256 62/2000 CSRepetitions-PT-10-LTLFireability-13 4253266 m, 15236 m/sec, 43300076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 250/256 63/2000 CSRepetitions-PT-10-LTLFireability-13 4324784 m, 14303 m/sec, 44159295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 255/256 64/2000 CSRepetitions-PT-10-LTLFireability-13 4408500 m, 16743 m/sec, 45032698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 48 (type EXCL) for CSRepetitions-PT-10-LTLFireability-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 CSRepetitions-PT-10-LTLFireability-11
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 CSRepetitions-PT-10-LTLFireability-13
[[35mlola[0m][I] time limit : 3079 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for CSRepetitions-PT-10-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 125
[[35mlola[0m][I] fired transitions : 125
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 5/256 2/5 CSRepetitions-PT-10-LTLFireability-13 110356 m, -859628 m/sec, 837518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 10/256 4/5 CSRepetitions-PT-10-LTLFireability-13 209020 m, 19732 m/sec, 1692916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 15/256 5/5 CSRepetitions-PT-10-LTLFireability-13 304074 m, 19010 m/sec, 2527262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 48 (type EXCL) for CSRepetitions-PT-10-LTLFireability-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 CSRepetitions-PT-10-LTLFireability-09
[[35mlola[0m][I] time limit : 278 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for CSRepetitions-PT-10-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 126
[[35mlola[0m][I] fired transitions : 127
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 CSRepetitions-PT-10-LTLFireability-08
[[35mlola[0m][I] time limit : 305 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for CSRepetitions-PT-10-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 151
[[35mlola[0m][I] fired transitions : 151
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 CSRepetitions-PT-10-LTLFireability-07
[[35mlola[0m][I] time limit : 339 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for CSRepetitions-PT-10-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 125
[[35mlola[0m][I] fired transitions : 125
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 CSRepetitions-PT-10-LTLFireability-06
[[35mlola[0m][I] time limit : 382 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for CSRepetitions-PT-10-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 125
[[35mlola[0m][I] fired transitions : 125
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 19 CSRepetitions-PT-10-LTLFireability-05
[[35mlola[0m][I] time limit : 437 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for CSRepetitions-PT-10-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 101
[[35mlola[0m][I] fired transitions : 100
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 CSRepetitions-PT-10-LTLFireability-04
[[35mlola[0m][I] time limit : 509 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 5/509 6/2000 CSRepetitions-PT-10-LTLFireability-04 252436 m, 50487 m/sec, 264092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 10/509 11/2000 CSRepetitions-PT-10-LTLFireability-04 506832 m, 50879 m/sec, 533204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 15/509 17/2000 CSRepetitions-PT-10-LTLFireability-04 760567 m, 50747 m/sec, 804033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 20/509 22/2000 CSRepetitions-PT-10-LTLFireability-04 1014116 m, 50709 m/sec, 1072796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 25/509 27/2000 CSRepetitions-PT-10-LTLFireability-04 1265715 m, 50319 m/sec, 1341825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 30/509 33/2000 CSRepetitions-PT-10-LTLFireability-04 1516729 m, 50202 m/sec, 1612324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 35/509 38/2000 CSRepetitions-PT-10-LTLFireability-04 1769050 m, 50464 m/sec, 1880264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 40/509 43/2000 CSRepetitions-PT-10-LTLFireability-04 2014915 m, 49173 m/sec, 2143066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 45/509 49/2000 CSRepetitions-PT-10-LTLFireability-04 2261987 m, 49414 m/sec, 2409067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 50/509 54/2000 CSRepetitions-PT-10-LTLFireability-04 2513367 m, 50276 m/sec, 2678917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 55/509 59/2000 CSRepetitions-PT-10-LTLFireability-04 2762426 m, 49811 m/sec, 2947759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 60/509 64/2000 CSRepetitions-PT-10-LTLFireability-04 3009390 m, 49392 m/sec, 3216269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 65/509 70/2000 CSRepetitions-PT-10-LTLFireability-04 3261962 m, 50514 m/sec, 3486236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 70/509 75/2000 CSRepetitions-PT-10-LTLFireability-04 3510855 m, 49778 m/sec, 3751766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 75/509 80/2000 CSRepetitions-PT-10-LTLFireability-04 3759246 m, 49678 m/sec, 4018722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 80/509 86/2000 CSRepetitions-PT-10-LTLFireability-04 4010114 m, 50173 m/sec, 4288269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 85/509 91/2000 CSRepetitions-PT-10-LTLFireability-04 4261906 m, 50358 m/sec, 4560088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 90/509 96/2000 CSRepetitions-PT-10-LTLFireability-04 4512376 m, 50094 m/sec, 4831985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 95/509 102/2000 CSRepetitions-PT-10-LTLFireability-04 4761585 m, 49841 m/sec, 5100676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 100/509 107/2000 CSRepetitions-PT-10-LTLFireability-04 5010415 m, 49766 m/sec, 5369269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 105/509 112/2000 CSRepetitions-PT-10-LTLFireability-04 5260079 m, 49932 m/sec, 5640277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 110/509 117/2000 CSRepetitions-PT-10-LTLFireability-04 5508150 m, 49614 m/sec, 5909624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 115/509 123/2000 CSRepetitions-PT-10-LTLFireability-04 5755446 m, 49459 m/sec, 6179552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 120/509 128/2000 CSRepetitions-PT-10-LTLFireability-04 6002529 m, 49416 m/sec, 6450551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 125/509 133/2000 CSRepetitions-PT-10-LTLFireability-04 6252550 m, 50004 m/sec, 6719663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 130/509 139/2000 CSRepetitions-PT-10-LTLFireability-04 6500987 m, 49687 m/sec, 6985133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 135/509 144/2000 CSRepetitions-PT-10-LTLFireability-04 6749579 m, 49718 m/sec, 7251522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 140/509 149/2000 CSRepetitions-PT-10-LTLFireability-04 6999361 m, 49956 m/sec, 7520032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 145/509 154/2000 CSRepetitions-PT-10-LTLFireability-04 7248260 m, 49779 m/sec, 7789049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 150/509 160/2000 CSRepetitions-PT-10-LTLFireability-04 7497586 m, 49865 m/sec, 8058696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 155/509 165/2000 CSRepetitions-PT-10-LTLFireability-04 7746326 m, 49748 m/sec, 8327654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 160/509 170/2000 CSRepetitions-PT-10-LTLFireability-04 7995669 m, 49868 m/sec, 8596942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 165/509 176/2000 CSRepetitions-PT-10-LTLFireability-04 8243139 m, 49494 m/sec, 8864661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 170/509 181/2000 CSRepetitions-PT-10-LTLFireability-04 8491638 m, 49699 m/sec, 9134824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 175/509 186/2000 CSRepetitions-PT-10-LTLFireability-04 8739447 m, 49561 m/sec, 9405085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 180/509 191/2000 CSRepetitions-PT-10-LTLFireability-04 8987371 m, 49584 m/sec, 9676347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 185/509 197/2000 CSRepetitions-PT-10-LTLFireability-04 9235605 m, 49646 m/sec, 9946784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 190/509 202/2000 CSRepetitions-PT-10-LTLFireability-04 9485154 m, 49909 m/sec, 10215798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 195/509 207/2000 CSRepetitions-PT-10-LTLFireability-04 9734197 m, 49808 m/sec, 10485345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 200/509 212/2000 CSRepetitions-PT-10-LTLFireability-04 9982394 m, 49639 m/sec, 10755480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 205/509 218/2000 CSRepetitions-PT-10-LTLFireability-04 10231102 m, 49741 m/sec, 11026178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 210/509 223/2000 CSRepetitions-PT-10-LTLFireability-04 10479078 m, 49595 m/sec, 11297575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 215/509 228/2000 CSRepetitions-PT-10-LTLFireability-04 10727560 m, 49696 m/sec, 11569837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 220/509 234/2000 CSRepetitions-PT-10-LTLFireability-04 10976202 m, 49728 m/sec, 11840469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 225/509 239/2000 CSRepetitions-PT-10-LTLFireability-04 11223755 m, 49510 m/sec, 12111457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 230/509 244/2000 CSRepetitions-PT-10-LTLFireability-04 11471233 m, 49495 m/sec, 12383610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 235/509 249/2000 CSRepetitions-PT-10-LTLFireability-04 11719149 m, 49583 m/sec, 12656420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 240/509 255/2000 CSRepetitions-PT-10-LTLFireability-04 11965905 m, 49351 m/sec, 12929511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 245/509 260/2000 CSRepetitions-PT-10-LTLFireability-04 12213571 m, 49533 m/sec, 13200909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 250/509 265/2000 CSRepetitions-PT-10-LTLFireability-04 12464322 m, 50150 m/sec, 13467959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 255/509 270/2000 CSRepetitions-PT-10-LTLFireability-04 12714584 m, 50052 m/sec, 13736059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 260/509 276/2000 CSRepetitions-PT-10-LTLFireability-04 12964658 m, 50014 m/sec, 14005142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 265/509 281/2000 CSRepetitions-PT-10-LTLFireability-04 13214497 m, 49967 m/sec, 14273841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 270/509 286/2000 CSRepetitions-PT-10-LTLFireability-04 13463696 m, 49839 m/sec, 14543951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 275/509 292/2000 CSRepetitions-PT-10-LTLFireability-04 13711146 m, 49490 m/sec, 14812309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 280/509 297/2000 CSRepetitions-PT-10-LTLFireability-04 13960315 m, 49833 m/sec, 15080131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 285/509 302/2000 CSRepetitions-PT-10-LTLFireability-04 14210338 m, 50004 m/sec, 15350872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 290/509 308/2000 CSRepetitions-PT-10-LTLFireability-04 14457757 m, 49483 m/sec, 15620279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 295/509 313/2000 CSRepetitions-PT-10-LTLFireability-04 14706234 m, 49695 m/sec, 15890012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 300/509 318/2000 CSRepetitions-PT-10-LTLFireability-04 14954038 m, 49560 m/sec, 16161154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 305/509 323/2000 CSRepetitions-PT-10-LTLFireability-04 15201616 m, 49515 m/sec, 16432784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 310/509 329/2000 CSRepetitions-PT-10-LTLFireability-04 15453148 m, 50306 m/sec, 16702897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 315/509 334/2000 CSRepetitions-PT-10-LTLFireability-04 15706071 m, 50584 m/sec, 16976600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 320/509 339/2000 CSRepetitions-PT-10-LTLFireability-04 15957317 m, 50249 m/sec, 17250246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 325/509 345/2000 CSRepetitions-PT-10-LTLFireability-04 16207216 m, 49979 m/sec, 17521526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 330/509 350/2000 CSRepetitions-PT-10-LTLFireability-04 16455097 m, 49576 m/sec, 17792626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 335/509 355/2000 CSRepetitions-PT-10-LTLFireability-04 16703245 m, 49629 m/sec, 18065540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 340/509 360/2000 CSRepetitions-PT-10-LTLFireability-04 16952615 m, 49874 m/sec, 18336221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 345/509 366/2000 CSRepetitions-PT-10-LTLFireability-04 17201155 m, 49708 m/sec, 18607950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 350/509 371/2000 CSRepetitions-PT-10-LTLFireability-04 17448822 m, 49533 m/sec, 18880826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 355/509 376/2000 CSRepetitions-PT-10-LTLFireability-04 17696295 m, 49494 m/sec, 19152419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 360/509 382/2000 CSRepetitions-PT-10-LTLFireability-04 17943180 m, 49377 m/sec, 19425222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 365/509 387/2000 CSRepetitions-PT-10-LTLFireability-04 18189947 m, 49353 m/sec, 19698990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 370/509 392/2000 CSRepetitions-PT-10-LTLFireability-04 18440374 m, 50085 m/sec, 19967800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 375/509 397/2000 CSRepetitions-PT-10-LTLFireability-04 18687363 m, 49397 m/sec, 20234868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 380/509 403/2000 CSRepetitions-PT-10-LTLFireability-04 18935818 m, 49691 m/sec, 20505853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 385/509 408/2000 CSRepetitions-PT-10-LTLFireability-04 19184883 m, 49813 m/sec, 20775756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 390/509 413/2000 CSRepetitions-PT-10-LTLFireability-04 19433034 m, 49630 m/sec, 21047133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 395/509 418/2000 CSRepetitions-PT-10-LTLFireability-04 19680074 m, 49408 m/sec, 21319375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 400/509 424/2000 CSRepetitions-PT-10-LTLFireability-04 19929220 m, 49829 m/sec, 21589222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 405/509 429/2000 CSRepetitions-PT-10-LTLFireability-04 20177600 m, 49676 m/sec, 21860769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-10-LTLFireability-02: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-10: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-10-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-05: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CSRepetitions-PT-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 410/509 433/2000 CSRepetitions-PT-10-LTLFireability-04 20389320 m, 42344 m/sec, 22094285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CSRepetitions-PT-10"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CSRepetitions-PT-10, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-tall-171620506800268"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CSRepetitions-PT-10.tgz
mv CSRepetitions-PT-10 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;