About the Execution of LoLA for CSRepetitions-PT-05
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
873.283 | 50260.00 | 51632.00 | 198.10 | FFTTTFFFFFFFFFFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r071-tall-171620506800252.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CSRepetitions-PT-05, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-tall-171620506800252
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.4M
-rw-r--r-- 1 mcc users 50K Apr 12 09:28 CTLCardinality.txt
-rw-r--r-- 1 mcc users 208K Apr 12 09:28 CTLCardinality.xml
-rw-r--r-- 1 mcc users 78K Apr 12 09:24 CTLFireability.txt
-rw-r--r-- 1 mcc users 340K Apr 12 09:24 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 35K Apr 22 14:32 LTLCardinality.txt
-rw-r--r-- 1 mcc users 101K Apr 22 14:32 LTLCardinality.xml
-rw-r--r-- 1 mcc users 34K Apr 22 14:32 LTLFireability.txt
-rw-r--r-- 1 mcc users 111K Apr 22 14:32 LTLFireability.xml
-rw-r--r-- 1 mcc users 89K Apr 12 09:50 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 361K Apr 12 09:50 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 140K Apr 12 09:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 598K Apr 12 09:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 7.0K Apr 22 14:32 UpperBounds.txt
-rw-r--r-- 1 mcc users 15K Apr 22 14:32 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 162K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CSRepetitions-PT-05-LTLFireability-00
FORMULA_NAME CSRepetitions-PT-05-LTLFireability-01
FORMULA_NAME CSRepetitions-PT-05-LTLFireability-02
FORMULA_NAME CSRepetitions-PT-05-LTLFireability-03
FORMULA_NAME CSRepetitions-PT-05-LTLFireability-04
FORMULA_NAME CSRepetitions-PT-05-LTLFireability-05
FORMULA_NAME CSRepetitions-PT-05-LTLFireability-06
FORMULA_NAME CSRepetitions-PT-05-LTLFireability-07
FORMULA_NAME CSRepetitions-PT-05-LTLFireability-08
FORMULA_NAME CSRepetitions-PT-05-LTLFireability-09
FORMULA_NAME CSRepetitions-PT-05-LTLFireability-10
FORMULA_NAME CSRepetitions-PT-05-LTLFireability-11
FORMULA_NAME CSRepetitions-PT-05-LTLFireability-12
FORMULA_NAME CSRepetitions-PT-05-LTLFireability-13
FORMULA_NAME CSRepetitions-PT-05-LTLFireability-14
FORMULA_NAME CSRepetitions-PT-05-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717035579192
FORMULA CSRepetitions-PT-05-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-05-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-05-LTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-05-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-05-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-05-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-05-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-05-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-05-LTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-05-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-05-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-05-LTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-05-LTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-05-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-05-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-05-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mCSRepetitions-PT-05-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCSRepetitions-PT-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mCSRepetitions-PT-05-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mCSRepetitions-PT-05-LTLFireability-03: F true state space / EG[0m
[[35mlola[0m] [1m[32mCSRepetitions-PT-05-LTLFireability-04: F true state space / EG[0m
[[35mlola[0m] [1m[31mCSRepetitions-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCSRepetitions-PT-05-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m] [1m[31mCSRepetitions-PT-05-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCSRepetitions-PT-05-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCSRepetitions-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCSRepetitions-PT-05-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mCSRepetitions-PT-05-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCSRepetitions-PT-05-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCSRepetitions-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mCSRepetitions-PT-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mCSRepetitions-PT-05-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 50 secs. Pages in use: 36
BK_STOP 1717035629452
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 68 (type SKEL/SRCH) for 3 CSRepetitions-PT-05-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type SKEL/SRCH) for CSRepetitions-PT-05-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 56
[[35mlola[0m][I] fired transitions : 56
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 69 (type SKEL/SRCH) for 0 CSRepetitions-PT-05-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type SKEL/SRCH) for CSRepetitions-PT-05-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 42
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 70 (type SKEL/SRCH) for 15 CSRepetitions-PT-05-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type SKEL/SRCH) for CSRepetitions-PT-05-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 71
[[35mlola[0m][I] fired transitions : 86
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/SRCH) for 38 CSRepetitions-PT-05-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/SRCH) for CSRepetitions-PT-05-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 60
[[35mlola[0m][I] fired transitions : 60
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/SRCH) for 38 CSRepetitions-PT-05-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type SKEL/SRCH) for CSRepetitions-PT-05-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 56
[[35mlola[0m][I] fired transitions : 56
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 CSRepetitions-PT-05-LTLFireability-05
[[35mlola[0m][I] time limit : 112 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 21 (type CNST) for 18 CSRepetitions-PT-05-LTLFireability-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 21 (type CNST) for CSRepetitions-PT-05-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[*** LOG ERROR #0001 ***] [2024-05-30 02:19:39] [status_logger] string pointer is null
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 77 (type EQUN) for 9 CSRepetitions-PT-05-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 82 (type EQUN) for 12 CSRepetitions-PT-05-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 77 (type EQUN) for CSRepetitions-PT-05-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 82 (type EQUN) for CSRepetitions-PT-05-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-05-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-10: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 5/200 5/2000 CSRepetitions-PT-05-LTLFireability-05 497264 m, 99452 m/sec, 4059263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-05-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-10: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 10/200 9/2000 CSRepetitions-PT-05-LTLFireability-05 955694 m, 91686 m/sec, 8215837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-05-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-10: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 15/200 12/2000 CSRepetitions-PT-05-LTLFireability-05 1411287 m, 91118 m/sec, 12409309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-05-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-10: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 20/200 16/2000 CSRepetitions-PT-05-LTLFireability-05 1834558 m, 84654 m/sec, 16597497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-05-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-10: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 25/200 19/2000 CSRepetitions-PT-05-LTLFireability-05 2245081 m, 82104 m/sec, 20621080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-05-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-10: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 30/200 23/2000 CSRepetitions-PT-05-LTLFireability-05 2668210 m, 84625 m/sec, 24670131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-05-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-10: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 35/200 26/2000 CSRepetitions-PT-05-LTLFireability-05 3058062 m, 77970 m/sec, 28721038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-05-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-10: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 40/200 30/2000 CSRepetitions-PT-05-LTLFireability-05 3464297 m, 81247 m/sec, 32809919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-05-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-10: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 LTL EXCL 45/200 33/2000 CSRepetitions-PT-05-LTLFireability-05 3833995 m, 73939 m/sec, 36815823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for CSRepetitions-PT-05-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4214856
[[35mlola[0m][I] fired transitions : 40785976
[[35mlola[0m][I] time used : 50
[[35mlola[0m][I] memory pages used : 36
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 CSRepetitions-PT-05-LTLFireability-15
[[35mlola[0m][I] time limit : 208 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for CSRepetitions-PT-05-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 CSRepetitions-PT-05-LTLFireability-13
[[35mlola[0m][I] time limit : 221 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for CSRepetitions-PT-05-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 96
[[35mlola[0m][I] fired transitions : 96
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 38 CSRepetitions-PT-05-LTLFireability-10
[[35mlola[0m][I] time limit : 236 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for CSRepetitions-PT-05-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 96
[[35mlola[0m][I] fired transitions : 96
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 CSRepetitions-PT-05-LTLFireability-09
[[35mlola[0m][I] time limit : 322 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for CSRepetitions-PT-05-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 64
[[35mlola[0m][I] fired transitions : 64
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 CSRepetitions-PT-05-LTLFireability-08
[[35mlola[0m][I] time limit : 355 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-05-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-05-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-05-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-05-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCSRepetitions-PT-05-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCSRepetitions-PT-05-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-03: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CSRepetitions-PT-05-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 0/355 1/2000 CSRepetitions-PT-05-LTLFireability-08 22699 m, 4539 m/sec, 25495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for CSRepetitions-PT-05-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 29166
[[35mlola[0m][I] fired transitions : 33793
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 CSRepetitions-PT-05-LTLFireability-07
[[35mlola[0m][I] time limit : 394 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for CSRepetitions-PT-05-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 211
[[35mlola[0m][I] fired transitions : 211
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 CSRepetitions-PT-05-LTLFireability-02
[[35mlola[0m][I] time limit : 443 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for CSRepetitions-PT-05-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 26
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 CSRepetitions-PT-05-LTLFireability-01
[[35mlola[0m][I] time limit : 507 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for CSRepetitions-PT-05-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 96
[[35mlola[0m][I] fired transitions : 96
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 CSRepetitions-PT-05-LTLFireability-00
[[35mlola[0m][I] time limit : 591 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for CSRepetitions-PT-05-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 96
[[35mlola[0m][I] fired transitions : 96
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 9 CSRepetitions-PT-05-LTLFireability-03
[[35mlola[0m][I] time limit : 710 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 74 (type EXCL) for CSRepetitions-PT-05-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 79 (type EXCL) for 12 CSRepetitions-PT-05-LTLFireability-04
[[35mlola[0m][I] time limit : 887 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 79 (type EXCL) for CSRepetitions-PT-05-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 CSRepetitions-PT-05-LTLFireability-12
[[35mlola[0m][I] time limit : 1183 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for CSRepetitions-PT-05-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 355
[[35mlola[0m][I] fired transitions : 1960
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 CSRepetitions-PT-05-LTLFireability-14
[[35mlola[0m][I] time limit : 1775 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for CSRepetitions-PT-05-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 19
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 CSRepetitions-PT-05-LTLFireability-11
[[35mlola[0m][I] time limit : 3550 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for CSRepetitions-PT-05-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CSRepetitions-PT-05"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CSRepetitions-PT-05, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-tall-171620506800252"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CSRepetitions-PT-05.tgz
mv CSRepetitions-PT-05 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;