About the Execution of LoLA for CANInsertWithFailure-PT-080
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16085.415 | 366530.00 | 1139732.00 | 485.90 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r071-tall-171620506600156.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CANInsertWithFailure-PT-080, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-tall-171620506600156
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 39M
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.3K May 19 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 19 15:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K May 19 07:13 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 17:58 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 85K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K May 19 07:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K May 19 15:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 39M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CANInsertWithFailure-PT-080-LTLFireability-00
FORMULA_NAME CANInsertWithFailure-PT-080-LTLFireability-01
FORMULA_NAME CANInsertWithFailure-PT-080-LTLFireability-02
FORMULA_NAME CANInsertWithFailure-PT-080-LTLFireability-03
FORMULA_NAME CANInsertWithFailure-PT-080-LTLFireability-04
FORMULA_NAME CANInsertWithFailure-PT-080-LTLFireability-05
FORMULA_NAME CANInsertWithFailure-PT-080-LTLFireability-06
FORMULA_NAME CANInsertWithFailure-PT-080-LTLFireability-07
FORMULA_NAME CANInsertWithFailure-PT-080-LTLFireability-08
FORMULA_NAME CANInsertWithFailure-PT-080-LTLFireability-09
FORMULA_NAME CANInsertWithFailure-PT-080-LTLFireability-10
FORMULA_NAME CANInsertWithFailure-PT-080-LTLFireability-11
FORMULA_NAME CANInsertWithFailure-PT-080-LTLFireability-12
FORMULA_NAME CANInsertWithFailure-PT-080-LTLFireability-13
FORMULA_NAME CANInsertWithFailure-PT-080-LTLFireability-14
FORMULA_NAME CANInsertWithFailure-PT-080-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717027296366
BK_STOP 1717027662896
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 70 (type SKEL/FNDP) for 10 CANInsertWithFailure-PT-080-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/EQUN) for 10 CANInsertWithFailure-PT-080-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/SRCH) for 10 CANInsertWithFailure-PT-080-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type SKEL/FNDP) for CANInsertWithFailure-PT-080-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 71 (type EQUN) for CANInsertWithFailure-PT-080-LTLFireability-02 (obsolete)
[[35mlola[0m][W] CANCELED task # 72 (type SRCH) for CANInsertWithFailure-PT-080-LTLFireability-02 (obsolete)
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 6 (type CNST) for 3 CANInsertWithFailure-PT-080-LTLFireability-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 36 (type CNST) for 33 CANInsertWithFailure-PT-080-LTLFireability-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 73 (type SKEL/SRCH) for 10 CANInsertWithFailure-PT-080-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 6 (type CNST) for CANInsertWithFailure-PT-080-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 36 (type CNST) for CANInsertWithFailure-PT-080-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 73 (type SKEL/SRCH) for CANInsertWithFailure-PT-080-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 680
[[35mlola[0m][I] fired transitions : 690
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 3 0 0 2
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/EQUN) for CANInsertWithFailure-PT-080-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 4 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 4 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 4 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 4 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 4 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 4 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 4 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 4 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 4 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 4 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-02: CONJ 0 0 0 0 4 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-07: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-080-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CANInsertWithFailure-PT-080"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CANInsertWithFailure-PT-080, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-tall-171620506600156"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CANInsertWithFailure-PT-080.tgz
mv CANInsertWithFailure-PT-080 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;