MCC'2024- Execution of r071-tall-171620506600140

About the Execution of LoLA for CANInsertWithFailure-PT-060

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16206.180	341252.00	1154169.00	3264.30	?FF??F?FF???F???	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r071-tall-171620506600140.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CANInsertWithFailure-PT-060, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-tall-171620506600140
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 23M
-rw-r--r-- 1 mcc users 8.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.9K May 19 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 15:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K May 19 07:13 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 19 17:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 23K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 188K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.6K Apr 12 09:48 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 59K Apr 12 09:48 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K May 19 07:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K May 19 15:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 22M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CANInsertWithFailure-PT-060-LTLFireability-00
FORMULA_NAME CANInsertWithFailure-PT-060-LTLFireability-01
FORMULA_NAME CANInsertWithFailure-PT-060-LTLFireability-02
FORMULA_NAME CANInsertWithFailure-PT-060-LTLFireability-03
FORMULA_NAME CANInsertWithFailure-PT-060-LTLFireability-04
FORMULA_NAME CANInsertWithFailure-PT-060-LTLFireability-05
FORMULA_NAME CANInsertWithFailure-PT-060-LTLFireability-06
FORMULA_NAME CANInsertWithFailure-PT-060-LTLFireability-07
FORMULA_NAME CANInsertWithFailure-PT-060-LTLFireability-08
FORMULA_NAME CANInsertWithFailure-PT-060-LTLFireability-09
FORMULA_NAME CANInsertWithFailure-PT-060-LTLFireability-10
FORMULA_NAME CANInsertWithFailure-PT-060-LTLFireability-11
FORMULA_NAME CANInsertWithFailure-PT-060-LTLFireability-12
FORMULA_NAME CANInsertWithFailure-PT-060-LTLFireability-13
FORMULA_NAME CANInsertWithFailure-PT-060-LTLFireability-14
FORMULA_NAME CANInsertWithFailure-PT-060-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717025102369

FORMULA CANInsertWithFailure-PT-060-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CANInsertWithFailure-PT-060-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CANInsertWithFailure-PT-060-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CANInsertWithFailure-PT-060-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CANInsertWithFailure-PT-060-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CANInsertWithFailure-PT-060-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717025443621

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/FNDP) for 3 CANInsertWithFailure-PT-060-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/EQUN) for 3 CANInsertWithFailure-PT-060-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 68 (type SKEL/SRCH) for 3 CANInsertWithFailure-PT-060-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type SKEL/SRCH) for CANInsertWithFailure-PT-060-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 66 (type FNDP) for CANInsertWithFailure-PT-060-LTLFireability-01 (obsolete)
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for CANInsertWithFailure-PT-060-LTLFireability-01 (obsolete)
[[35mlola[0m][I] FINISHED task # 66 (type SKEL/FNDP) for CANInsertWithFailure-PT-060-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/FNDP) for 19 CANInsertWithFailure-PT-060-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/EQUN) for 19 CANInsertWithFailure-PT-060-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type SKEL/SRCH) for 19 CANInsertWithFailure-PT-060-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type SKEL/SRCH) for CANInsertWithFailure-PT-060-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 71 (type FNDP) for CANInsertWithFailure-PT-060-LTLFireability-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 72 (type EQUN) for CANInsertWithFailure-PT-060-LTLFireability-05 (obsolete)
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/FNDP) for CANInsertWithFailure-PT-060-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 76 (type SKEL/FNDP) for 52 CANInsertWithFailure-PT-060-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 77 (type SKEL/EQUN) for 52 CANInsertWithFailure-PT-060-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 78 (type SKEL/SRCH) for 52 CANInsertWithFailure-PT-060-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 78 (type SKEL/SRCH) for CANInsertWithFailure-PT-060-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 76 (type FNDP) for CANInsertWithFailure-PT-060-LTLFireability-12 (obsolete)
[[35mlola[0m][W] CANCELED task # 77 (type EQUN) for CANInsertWithFailure-PT-060-LTLFireability-12 (obsolete)
[[35mlola[0m][I] FINISHED task # 76 (type SKEL/FNDP) for CANInsertWithFailure-PT-060-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 79 (type SKEL/SRCH) for 58 CANInsertWithFailure-PT-060-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 4/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 144880 m, 28976 m/sec, 557048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 9/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 230709 m, 17165 m/sec, 1117429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 14/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 273288 m, 8515 m/sec, 1386561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 19/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 312706 m, 7883 m/sec, 1692962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 24/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 351961 m, 7851 m/sec, 1958885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 29/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 399529 m, 9513 m/sec, 2247917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 34/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 435675 m, 7229 m/sec, 2415599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 39/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 465675 m, 6000 m/sec, 2605502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 44/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 466145 m, 94 m/sec, 2832514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 49/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 511311 m, 9033 m/sec, 3128470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 54/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 553304 m, 8398 m/sec, 3395913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 59/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 602949 m, 9929 m/sec, 3789390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 64/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 655950 m, 10600 m/sec, 4233426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 69/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 730414 m, 14892 m/sec, 4674820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 74/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 772932 m, 8503 m/sec, 5185080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 72 (type SKEL/EQUN) for CANInsertWithFailure-PT-060-LTLFireability-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 79/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 853817 m, 16177 m/sec, 5732330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 84/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 930248 m, 15286 m/sec, 6172026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 89/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 971612 m, 8272 m/sec, 6610124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 94/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 1025420 m, 10761 m/sec, 7036465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 99/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 1113816 m, 17679 m/sec, 7479995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 104/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 1192920 m, 15820 m/sec, 7897161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 109/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 1240254 m, 9466 m/sec, 8286495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 114/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 1240863 m, 121 m/sec, 8622130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 119/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 1274622 m, 6751 m/sec, 9126756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 124/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 1351194 m, 15314 m/sec, 9692119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 129/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 1424785 m, 14718 m/sec, 10213765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 134/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 1487000 m, 12443 m/sec, 10621780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 139/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 1518356 m, 6271 m/sec, 11021008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 144/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 1582542 m, 12837 m/sec, 11495191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 149/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 1634544 m, 10400 m/sec, 11933230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 154/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 1698591 m, 12809 m/sec, 12310537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 159/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 1733858 m, 7053 m/sec, 12782497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 164/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 1791098 m, 11448 m/sec, 13204722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 169/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 1828692 m, 7518 m/sec, 13592102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 174/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 1897181 m, 13697 m/sec, 13962951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 81 (type EXCL) for 32 CANInsertWithFailure-PT-060-LTLFireability-08
[[35mlola[0m][I] time limit : 168 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 84 (type EQUN) for 32 CANInsertWithFailure-PT-060-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 81 (type EXCL) for CANInsertWithFailure-PT-060-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 84 (type EQUN) for CANInsertWithFailure-PT-060-LTLFireability-08 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 4 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 179/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 1960785 m, 12720 m/sec, 14362636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-08: CONJ 0 0 0 0 4 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 184/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 2013586 m, 10560 m/sec, 14717741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 32 CANInsertWithFailure-PT-060-LTLFireability-08
[[35mlola[0m][I] time limit : 177 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for CANInsertWithFailure-PT-060-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 87
[[35mlola[0m][I] fired transitions : 87
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 189/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 2080909 m, 13464 m/sec, 15874023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 6 CANInsertWithFailure-PT-060-LTLFireability-02
[[35mlola[0m][I] time limit : 197 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for CANInsertWithFailure-PT-060-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 71
[[35mlola[0m][I] fired transitions : 71
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 84 (type EQUN) for CANInsertWithFailure-PT-060-LTLFireability-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 194/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 2216855 m, 27189 m/sec, 16872654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 199/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 2358753 m, 28379 m/sec, 17795653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 79 LTL SRCH 204/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 2470723 m, 22394 m/sec, 18370806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 67 (type SKEL/EQUN) for CANInsertWithFailure-PT-060-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 CANInsertWithFailure-PT-060-LTLFireability-04
[[35mlola[0m][I] time limit : 223 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 0/223 1/2000 CANInsertWithFailure-PT-060-LTLFireability-04 201 m, 40 m/sec, 253 t fired, .
[[35mlola[0m][.] 79 LTL SRCH 209/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 2620107 m, 29876 m/sec, 20063183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 5/223 1/2000 CANInsertWithFailure-PT-060-LTLFireability-04 5444 m, 1048 m/sec, 13096 t fired, .
[[35mlola[0m][.] 79 LTL SRCH 214/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 2725460 m, 21070 m/sec, 21051330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 10/223 1/2000 CANInsertWithFailure-PT-060-LTLFireability-04 9971 m, 905 m/sec, 25321 t fired, .
[[35mlola[0m][.] 79 LTL SRCH 219/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 2882784 m, 31464 m/sec, 21922537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 86 (type FNDP) for 3 CANInsertWithFailure-PT-060-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 87 (type EQUN) for 3 CANInsertWithFailure-PT-060-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 77 (type SKEL/EQUN) for CANInsertWithFailure-PT-060-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 15/223 2/2000 CANInsertWithFailure-PT-060-LTLFireability-04 15412 m, 1088 m/sec, 39962 t fired, .
[[35mlola[0m][.] 79 LTL SRCH 224/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 2979994 m, 19442 m/sec, 22398160 t fired, .
[[35mlola[0m][.] 86 EF FNDP 3/3333 0/5 CANInsertWithFailure-PT-060-LTLFireability-01 --
[[35mlola[0m][.] 87 EF STEQ 3/3333 0/5 CANInsertWithFailure-PT-060-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-01: AG 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 3 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 20/223 3/2000 CANInsertWithFailure-PT-060-LTLFireability-04 21776 m, 1272 m/sec, 57470 t fired, .
[[35mlola[0m][.] 79 LTL SRCH 229/3327 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 3093386 m, 22678 m/sec, 23010965 t fired, .
[[35mlola[0m][.] 86 EF FNDP 8/1660 0/5 CANInsertWithFailure-PT-060-LTLFireability-01 --
[[35mlola[0m][.] 87 EF STEQ 8/1660 0/5 CANInsertWithFailure-PT-060-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 86 (type FNDP) for CANInsertWithFailure-PT-060-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 12
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 87 (type EQUN) for CANInsertWithFailure-PT-060-LTLFireability-01 (obsolete)
[[35mlola[0m][I] LAUNCH task # 90 (type FNDP) for 25 CANInsertWithFailure-PT-060-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 91 (type EQUN) for 25 CANInsertWithFailure-PT-060-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-05: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-07: CONJ 0 1 2 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 25/238 3/2000 CANInsertWithFailure-PT-060-LTLFireability-04 26771 m, 999 m/sec, 70817 t fired, .
[[35mlola[0m][.] 79 LTL SRCH 234/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 3198759 m, 21074 m/sec, 23631214 t fired, .
[[35mlola[0m][.] 90 EF FNDP 1/3321 0/5 CANInsertWithFailure-PT-060-LTLFireability-07 --
[[35mlola[0m][.] 91 EF STEQ 1/3321 0/5 CANInsertWithFailure-PT-060-LTLFireability-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 90 (type FNDP) for CANInsertWithFailure-PT-060-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 91 (type EQUN) for CANInsertWithFailure-PT-060-LTLFireability-07 (obsolete)
[[35mlola[0m][I] FINISHED task # 91 (type EQUN) for CANInsertWithFailure-PT-060-LTLFireability-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 94 (type FNDP) for 19 CANInsertWithFailure-PT-060-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 95 (type EQUN) for 19 CANInsertWithFailure-PT-060-LTLFireability-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 94 (type FNDP) for CANInsertWithFailure-PT-060-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 95 (type EQUN) for CANInsertWithFailure-PT-060-LTLFireability-05 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-12: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 0 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 30/304 3/2000 CANInsertWithFailure-PT-060-LTLFireability-04 31425 m, 930 m/sec, 83380 t fired, .
[[35mlola[0m][.] 79 LTL SRCH 239/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 3242268 m, 8701 m/sec, 24614709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 98 (type FNDP) for 52 CANInsertWithFailure-PT-060-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 99 (type EQUN) for 52 CANInsertWithFailure-PT-060-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 98 (type FNDP) for CANInsertWithFailure-PT-060-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 99 (type EQUN) for CANInsertWithFailure-PT-060-LTLFireability-12 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 35/334 4/2000 CANInsertWithFailure-PT-060-LTLFireability-04 35665 m, 848 m/sec, 94779 t fired, .
[[35mlola[0m][.] 79 LTL SRCH 244/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 3333330 m, 18212 m/sec, 26352731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 40/334 4/2000 CANInsertWithFailure-PT-060-LTLFireability-04 40352 m, 937 m/sec, 107346 t fired, .
[[35mlola[0m][.] 79 LTL SRCH 249/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 3627421 m, 58818 m/sec, 28714806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 45/334 4/2000 CANInsertWithFailure-PT-060-LTLFireability-04 45350 m, 999 m/sec, 121475 t fired, .
[[35mlola[0m][.] 79 LTL SRCH 254/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 3894571 m, 53430 m/sec, 30757850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 50/334 5/2000 CANInsertWithFailure-PT-060-LTLFireability-04 50852 m, 1100 m/sec, 136875 t fired, .
[[35mlola[0m][.] 79 LTL SRCH 259/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 4073592 m, 35804 m/sec, 32639399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 55/334 5/2000 CANInsertWithFailure-PT-060-LTLFireability-04 56651 m, 1159 m/sec, 153170 t fired, .
[[35mlola[0m][.] 79 LTL SRCH 264/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 4327109 m, 50703 m/sec, 34790996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 60/334 6/2000 CANInsertWithFailure-PT-060-LTLFireability-04 62609 m, 1191 m/sec, 170174 t fired, .
[[35mlola[0m][.] 79 LTL SRCH 269/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 4516251 m, 37828 m/sec, 36496111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 65/334 6/2000 CANInsertWithFailure-PT-060-LTLFireability-04 68901 m, 1258 m/sec, 187446 t fired, .
[[35mlola[0m][.] 79 LTL SRCH 274/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 4727356 m, 42221 m/sec, 38432652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 70/334 7/2000 CANInsertWithFailure-PT-060-LTLFireability-04 75185 m, 1256 m/sec, 204989 t fired, .
[[35mlola[0m][.] 79 LTL SRCH 279/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 4951044 m, 44737 m/sec, 39996322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 79/334 7/2000 CANInsertWithFailure-PT-060-LTLFireability-04 75897 m, 142 m/sec, 207087 t fired, .
[[35mlola[0m][.] 79 LTL SRCH 288/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 4968514 m, 3494 m/sec, 40101826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-01: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-060-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-14: LTL 0 1 1 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-060-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 84/334 7/2000 CANInsertWithFailure-PT-060-LTLFireability-04 76334 m, 87 m/sec, 208352 t fired, .
[[35mlola[0m][.] 79 LTL SRCH 293/3554 1/5 CANInsertWithFailure-PT-060-LTLFireability-14 4975688 m, 1434 m/sec, 40144836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CANInsertWithFailure-PT-060"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CANInsertWithFailure-PT-060, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-tall-171620506600140"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CANInsertWithFailure-PT-060.tgz
mv CANInsertWithFailure-PT-060 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;