About the Execution of LoLA for CANInsertWithFailure-PT-050
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16088.207 | 801094.00 | 2466949.00 | 1074.00 | ??????T???????F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r071-tall-171620506600130.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CANInsertWithFailure-PT-050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-tall-171620506600130
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 16M
-rw-r--r-- 1 mcc users 9.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.4K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 44K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.8K May 19 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 15:33 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.1K Apr 22 14:32 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:32 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 84K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 69K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K May 19 07:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K May 19 15:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 16M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CANInsertWithFailure-PT-050-CTLFireability-2024-00
FORMULA_NAME CANInsertWithFailure-PT-050-CTLFireability-2024-01
FORMULA_NAME CANInsertWithFailure-PT-050-CTLFireability-2024-02
FORMULA_NAME CANInsertWithFailure-PT-050-CTLFireability-2024-03
FORMULA_NAME CANInsertWithFailure-PT-050-CTLFireability-2024-04
FORMULA_NAME CANInsertWithFailure-PT-050-CTLFireability-2024-05
FORMULA_NAME CANInsertWithFailure-PT-050-CTLFireability-2024-06
FORMULA_NAME CANInsertWithFailure-PT-050-CTLFireability-2024-07
FORMULA_NAME CANInsertWithFailure-PT-050-CTLFireability-2024-08
FORMULA_NAME CANInsertWithFailure-PT-050-CTLFireability-2024-09
FORMULA_NAME CANInsertWithFailure-PT-050-CTLFireability-2024-10
FORMULA_NAME CANInsertWithFailure-PT-050-CTLFireability-2024-11
FORMULA_NAME CANInsertWithFailure-PT-050-CTLFireability-2023-12
FORMULA_NAME CANInsertWithFailure-PT-050-CTLFireability-2023-13
FORMULA_NAME CANInsertWithFailure-PT-050-CTLFireability-2023-14
FORMULA_NAME CANInsertWithFailure-PT-050-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717022096327
FORMULA CANInsertWithFailure-PT-050-CTLFireability-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CANInsertWithFailure-PT-050-CTLFireability-2023-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717022897421
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/FNDP) for 22 CANInsertWithFailure-PT-050-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/EQUN) for 22 CANInsertWithFailure-PT-050-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/SRCH) for 22 CANInsertWithFailure-PT-050-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type SKEL/SRCH) for CANInsertWithFailure-PT-050-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 61 (type FNDP) for CANInsertWithFailure-PT-050-CTLFireability-2024-06 (obsolete)
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for CANInsertWithFailure-PT-050-CTLFireability-2024-06 (obsolete)
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/FNDP) for CANInsertWithFailure-PT-050-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 62 (type SKEL/EQUN) for CANInsertWithFailure-PT-050-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-06: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-14: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/FNDP) for 54 CANInsertWithFailure-PT-050-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/EQUN) for 54 CANInsertWithFailure-PT-050-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 68 (type SKEL/SRCH) for 54 CANInsertWithFailure-PT-050-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type SKEL/SRCH) for CANInsertWithFailure-PT-050-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 66 (type FNDP) for CANInsertWithFailure-PT-050-CTLFireability-2023-14 (obsolete)
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for CANInsertWithFailure-PT-050-CTLFireability-2023-14 (obsolete)
[[35mlola[0m][I] FINISHED task # 66 (type SKEL/FNDP) for CANInsertWithFailure-PT-050-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-06: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-14: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-06: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-14: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-06: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-14: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-06: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-14: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-06: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-14: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-06: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-14: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-06: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-14: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-06: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-14: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-06: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-14: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 22 CANInsertWithFailure-PT-050-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 22 CANInsertWithFailure-PT-050-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 22 CANInsertWithFailure-PT-050-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for CANInsertWithFailure-PT-050-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for CANInsertWithFailure-PT-050-CTLFireability-2024-06 (obsolete)
[[35mlola[0m][W] CANCELED task # 71 (type EXCL) for CANInsertWithFailure-PT-050-CTLFireability-2024-06 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-14: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-14: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-14: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-14: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for CANInsertWithFailure-PT-050-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-14: AG 0 0 0 0 2 0 0 1
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 32 CANInsertWithFailure-PT-050-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 0 CANInsertWithFailure-PT-050-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 81 (type EQUN) for 42 CANInsertWithFailure-PT-050-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 42 CANInsertWithFailure-PT-050-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for CANInsertWithFailure-PT-050-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 84 (type FNDP) for 54 CANInsertWithFailure-PT-050-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 84 (type FNDP) for CANInsertWithFailure-PT-050-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 91 (type EQUN) for 32 CANInsertWithFailure-PT-050-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 81 (type EQUN) for CANInsertWithFailure-PT-050-CTLFireability-2024-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 93 (type EQUN) for 32 CANInsertWithFailure-PT-050-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for CANInsertWithFailure-PT-050-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 98 (type EQUN) for 51 CANInsertWithFailure-PT-050-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 91 (type EQUN) for CANInsertWithFailure-PT-050-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 105 (type EQUN) for 25 CANInsertWithFailure-PT-050-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 5/200 3/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 57176 m, 11435 m/sec, 118270 t fired, .
[[35mlola[0m][.] 93 EF STEQ 2/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 1/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 1/1705 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 10/200 5/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 101840 m, 8932 m/sec, 237130 t fired, .
[[35mlola[0m][.] 93 EF STEQ 7/3410 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 6/3410 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 6/1704 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 15/200 7/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 145941 m, 8820 m/sec, 353048 t fired, .
[[35mlola[0m][.] 93 EF STEQ 12/3405 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 11/3405 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 11/1699 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 67 (type SKEL/EQUN) for CANInsertWithFailure-PT-050-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 20/200 9/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 191007 m, 9013 m/sec, 466568 t fired, .
[[35mlola[0m][.] 93 EF STEQ 17/3395 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 16/3395 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 16/1689 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 25/200 12/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 252357 m, 12270 m/sec, 623133 t fired, .
[[35mlola[0m][.] 93 EF STEQ 22/3395 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 21/3395 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 21/1689 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 30/200 14/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 309640 m, 11456 m/sec, 779070 t fired, .
[[35mlola[0m][.] 93 EF STEQ 27/3390 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 26/3390 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 26/1684 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 35/200 16/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 359126 m, 9897 m/sec, 934867 t fired, .
[[35mlola[0m][.] 93 EF STEQ 32/3385 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 31/3385 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 31/1679 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 40/200 18/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 407611 m, 9697 m/sec, 1091972 t fired, .
[[35mlola[0m][.] 93 EF STEQ 37/3380 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 36/3380 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 36/1674 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 45/200 20/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 457851 m, 10048 m/sec, 1249321 t fired, .
[[35mlola[0m][.] 93 EF STEQ 42/3375 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 41/3375 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 41/1669 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 50/200 22/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 511962 m, 10822 m/sec, 1405831 t fired, .
[[35mlola[0m][.] 93 EF STEQ 47/3370 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 46/3370 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 46/1664 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 55/200 25/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 567495 m, 11106 m/sec, 1561892 t fired, .
[[35mlola[0m][.] 93 EF STEQ 52/3365 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 51/3365 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 51/1659 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 60/200 27/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 618874 m, 10275 m/sec, 1717766 t fired, .
[[35mlola[0m][.] 93 EF STEQ 57/3360 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 56/3360 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 56/1654 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 65/200 28/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 667401 m, 9705 m/sec, 1873965 t fired, .
[[35mlola[0m][.] 93 EF STEQ 62/3355 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 61/3355 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 61/1649 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 70/200 31/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 721878 m, 10895 m/sec, 2029864 t fired, .
[[35mlola[0m][.] 93 EF STEQ 67/3350 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 66/3350 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 66/1644 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 75/200 33/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 769743 m, 9573 m/sec, 2186251 t fired, .
[[35mlola[0m][.] 93 EF STEQ 72/3345 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 71/3345 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 71/1639 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 80/200 34/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 816526 m, 9356 m/sec, 2340770 t fired, .
[[35mlola[0m][.] 93 EF STEQ 77/3340 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 76/3340 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 76/1634 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 85/200 36/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 867421 m, 10179 m/sec, 2494044 t fired, .
[[35mlola[0m][.] 93 EF STEQ 82/3335 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 81/3335 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 81/1629 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 90/200 38/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 919752 m, 10466 m/sec, 2648307 t fired, .
[[35mlola[0m][.] 93 EF STEQ 87/3330 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 86/3330 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 86/1624 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 95/200 41/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 972119 m, 10473 m/sec, 2802193 t fired, .
[[35mlola[0m][.] 93 EF STEQ 92/3325 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 91/3325 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 91/1619 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 100/200 43/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 1028665 m, 11309 m/sec, 2958241 t fired, .
[[35mlola[0m][.] 93 EF STEQ 97/3320 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 96/3320 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 96/1614 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 105/200 46/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 1084545 m, 11176 m/sec, 3114463 t fired, .
[[35mlola[0m][.] 93 EF STEQ 102/3315 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 101/3315 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 101/1609 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 110/200 48/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 1144426 m, 11976 m/sec, 3270943 t fired, .
[[35mlola[0m][.] 93 EF STEQ 107/3310 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 106/3310 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 106/1604 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 115/200 51/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 1203875 m, 11889 m/sec, 3426725 t fired, .
[[35mlola[0m][.] 93 EF STEQ 112/3305 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 111/3305 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 111/1599 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 120/200 54/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 1259545 m, 11134 m/sec, 3582312 t fired, .
[[35mlola[0m][.] 93 EF STEQ 117/3300 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 116/3300 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 116/1594 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 125/200 56/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 1306976 m, 9486 m/sec, 3738442 t fired, .
[[35mlola[0m][.] 93 EF STEQ 122/3295 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 121/3295 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 121/1589 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 130/200 58/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 1357495 m, 10103 m/sec, 3894095 t fired, .
[[35mlola[0m][.] 93 EF STEQ 127/3290 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 126/3290 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 126/1584 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 135/200 61/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 1406405 m, 9782 m/sec, 4049495 t fired, .
[[35mlola[0m][.] 93 EF STEQ 132/3285 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 131/3285 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 131/1579 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 140/200 63/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 1455713 m, 9861 m/sec, 4205030 t fired, .
[[35mlola[0m][.] 93 EF STEQ 137/3280 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 136/3280 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 136/1574 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 145/200 65/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 1508516 m, 10560 m/sec, 4360200 t fired, .
[[35mlola[0m][.] 93 EF STEQ 142/3275 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 141/3275 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 141/1569 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 150/200 67/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 1559603 m, 10217 m/sec, 4515358 t fired, .
[[35mlola[0m][.] 93 EF STEQ 147/3270 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 146/3270 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 146/1564 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 155/200 69/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 1611337 m, 10346 m/sec, 4670530 t fired, .
[[35mlola[0m][.] 93 EF STEQ 152/3265 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 151/3265 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 151/1559 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 160/200 71/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 1666370 m, 11006 m/sec, 4825589 t fired, .
[[35mlola[0m][.] 93 EF STEQ 157/3260 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 156/3260 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 156/1554 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 165/200 73/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 1724606 m, 11647 m/sec, 4981856 t fired, .
[[35mlola[0m][.] 93 EF STEQ 162/3255 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 161/3255 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 161/1549 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 170/200 76/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 1786716 m, 12422 m/sec, 5138192 t fired, .
[[35mlola[0m][.] 93 EF STEQ 167/3250 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 166/3250 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 166/1544 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 175/200 78/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 1845765 m, 11809 m/sec, 5293108 t fired, .
[[35mlola[0m][.] 93 EF STEQ 172/3245 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 171/3245 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 171/1539 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 180/200 80/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 1894489 m, 9744 m/sec, 5448580 t fired, .
[[35mlola[0m][.] 93 EF STEQ 177/3240 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 176/3240 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 176/1534 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 185/200 82/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 1947631 m, 10628 m/sec, 5604949 t fired, .
[[35mlola[0m][.] 93 EF STEQ 182/3235 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 181/3235 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 181/1529 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 190/200 84/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 1998820 m, 10237 m/sec, 5760984 t fired, .
[[35mlola[0m][.] 93 EF STEQ 187/3230 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 186/3230 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 186/1524 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 195/200 86/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 2050102 m, 10256 m/sec, 5916437 t fired, .
[[35mlola[0m][.] 93 EF STEQ 192/3225 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 191/3225 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 191/1519 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 200/200 88/2000 CANInsertWithFailure-PT-050-CTLFireability-2024-08 2102663 m, 10512 m/sec, 6074201 t fired, .
[[35mlola[0m][.] 93 EF STEQ 197/3220 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 196/3220 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 196/1514 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 35 (type EXCL) for CANInsertWithFailure-PT-050-CTLFireability-2024-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 93 EF STEQ 202/3215 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 201/3215 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 201/1509 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 CANInsertWithFailure-PT-050-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 5/200 4/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 71045 m, 14209 m/sec, 155675 t fired, .
[[35mlola[0m][.] 93 EF STEQ 207/3210 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 206/3210 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 206/1504 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 10/200 7/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 131007 m, 11992 m/sec, 312580 t fired, .
[[35mlola[0m][.] 93 EF STEQ 212/3205 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 211/3205 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 211/1499 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 15/200 9/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 192289 m, 12256 m/sec, 469795 t fired, .
[[35mlola[0m][.] 93 EF STEQ 217/3200 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 216/3200 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 216/1494 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 20/200 12/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 253546 m, 12251 m/sec, 626531 t fired, .
[[35mlola[0m][.] 93 EF STEQ 222/3195 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 221/3195 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 221/1489 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 25/200 15/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 310639 m, 11418 m/sec, 782232 t fired, .
[[35mlola[0m][.] 93 EF STEQ 227/3190 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 226/3190 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 226/1484 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 30/200 16/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 360041 m, 9880 m/sec, 937561 t fired, .
[[35mlola[0m][.] 93 EF STEQ 232/3185 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 231/3185 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 231/1479 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 35/200 18/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 408386 m, 9669 m/sec, 1094410 t fired, .
[[35mlola[0m][.] 93 EF STEQ 237/3180 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 236/3180 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 236/1474 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 40/200 20/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 458613 m, 10045 m/sec, 1251463 t fired, .
[[35mlola[0m][.] 93 EF STEQ 242/3175 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 241/3175 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 241/1469 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 45/200 22/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 512497 m, 10776 m/sec, 1407732 t fired, .
[[35mlola[0m][.] 93 EF STEQ 247/3170 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 246/3170 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 246/1464 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 50/200 25/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 568228 m, 11146 m/sec, 1563591 t fired, .
[[35mlola[0m][.] 93 EF STEQ 252/3165 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 251/3165 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 251/1459 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 55/200 27/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 619113 m, 10177 m/sec, 1719148 t fired, .
[[35mlola[0m][.] 93 EF STEQ 257/3160 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 256/3160 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 256/1454 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 60/200 28/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 667731 m, 9723 m/sec, 1874915 t fired, .
[[35mlola[0m][.] 93 EF STEQ 262/3155 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 261/3155 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 261/1449 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 65/200 31/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 721962 m, 10846 m/sec, 2030517 t fired, .
[[35mlola[0m][.] 93 EF STEQ 267/3150 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 266/3150 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 266/1444 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 70/200 33/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 769807 m, 9569 m/sec, 2187736 t fired, .
[[35mlola[0m][.] 93 EF STEQ 272/3145 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 271/3145 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 271/1439 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 75/200 34/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 817981 m, 9634 m/sec, 2345114 t fired, .
[[35mlola[0m][.] 93 EF STEQ 277/3140 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 276/3140 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 276/1434 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 80/200 36/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 870418 m, 10487 m/sec, 2502253 t fired, .
[[35mlola[0m][.] 93 EF STEQ 282/3135 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 281/3135 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 281/1429 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 85/200 39/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 922909 m, 10498 m/sec, 2658738 t fired, .
[[35mlola[0m][.] 93 EF STEQ 287/3130 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 286/3130 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 286/1424 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 90/200 41/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 978287 m, 11075 m/sec, 2816488 t fired, .
[[35mlola[0m][.] 93 EF STEQ 292/3125 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 291/3125 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 291/1419 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 95/200 43/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 1033661 m, 11074 m/sec, 2973643 t fired, .
[[35mlola[0m][.] 93 EF STEQ 297/3120 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 296/3120 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 296/1414 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 100/200 46/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 1089558 m, 11179 m/sec, 3130178 t fired, .
[[35mlola[0m][.] 93 EF STEQ 302/3115 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 301/3115 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 301/1409 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 105/200 49/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 1151561 m, 12400 m/sec, 3286979 t fired, .
[[35mlola[0m][.] 93 EF STEQ 307/3110 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 306/3110 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 306/1404 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 110/200 51/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 1209803 m, 11648 m/sec, 3442896 t fired, .
[[35mlola[0m][.] 93 EF STEQ 312/3105 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 311/3105 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 311/1399 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 115/200 54/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 1264210 m, 10881 m/sec, 3598969 t fired, .
[[35mlola[0m][.] 93 EF STEQ 317/3100 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 316/3100 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 316/1394 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 120/200 56/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 1311989 m, 9555 m/sec, 3755100 t fired, .
[[35mlola[0m][.] 93 EF STEQ 322/3095 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 321/3095 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 321/1389 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 125/200 59/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 1363403 m, 10282 m/sec, 3910961 t fired, .
[[35mlola[0m][.] 93 EF STEQ 327/3090 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 326/3090 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 326/1384 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 130/200 61/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 1412522 m, 9823 m/sec, 4066979 t fired, .
[[35mlola[0m][.] 93 EF STEQ 332/3085 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 331/3085 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 331/1379 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 135/200 63/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 1461782 m, 9852 m/sec, 4223123 t fired, .
[[35mlola[0m][.] 93 EF STEQ 337/3080 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 336/3080 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 336/1374 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 140/200 65/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 1515670 m, 10777 m/sec, 4378867 t fired, .
[[35mlola[0m][.] 93 EF STEQ 342/3075 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 341/3075 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 341/1369 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 145/200 67/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 1565570 m, 9980 m/sec, 4534767 t fired, .
[[35mlola[0m][.] 93 EF STEQ 347/3070 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 98 EF STEQ 346/3070 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 346/1364 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 98 (type EQUN) for CANInsertWithFailure-PT-050-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 100 (type EQUN) for 51 CANInsertWithFailure-PT-050-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 1 0 3 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 150/200 69/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 1618329 m, 10551 m/sec, 4690634 t fired, .
[[35mlola[0m][.] 93 EF STEQ 352/3412 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 100 EF STEQ 1/3061 0/5 CANInsertWithFailure-PT-050-CTLFireability-2023-13 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 351/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 100 (type EQUN) for CANInsertWithFailure-PT-050-CTLFireability-2023-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 32 CANInsertWithFailure-PT-050-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 3060 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 2 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 5/3060 4/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 64533 m, -407626 m/sec, 138459 t fired, .
[[35mlola[0m][.] 58 CTL EXCL 155/200 71/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 1673023 m, 10938 m/sec, 4846926 t fired, .
[[35mlola[0m][.] 93 EF STEQ 357/3412 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 105 EF STEQ 356/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 35 (type EXCL) for CANInsertWithFailure-PT-050-CTLFireability-2024-08 (memory limit exceeded)
[[35mlola[0m][I] FINISHED task # 93 (type EQUN) for CANInsertWithFailure-PT-050-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 160/200 74/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 1733929 m, 12181 m/sec, 5003998 t fired, .
[[35mlola[0m][.] 105 EF STEQ 361/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 165/200 76/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 1795957 m, 12405 m/sec, 5163607 t fired, .
[[35mlola[0m][.] 105 EF STEQ 366/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 170/200 78/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 1855349 m, 11878 m/sec, 5321025 t fired, .
[[35mlola[0m][.] 105 EF STEQ 371/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 175/200 80/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 1903570 m, 9644 m/sec, 5477957 t fired, .
[[35mlola[0m][.] 105 EF STEQ 376/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 180/200 82/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 1958262 m, 10938 m/sec, 5634947 t fired, .
[[35mlola[0m][.] 105 EF STEQ 381/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 185/200 84/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 2006368 m, 9621 m/sec, 5792676 t fired, .
[[35mlola[0m][.] 105 EF STEQ 386/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 190/200 86/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 2057198 m, 10166 m/sec, 5950135 t fired, .
[[35mlola[0m][.] 105 EF STEQ 391/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 195/200 88/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 2114609 m, 11482 m/sec, 6109115 t fired, .
[[35mlola[0m][.] 105 EF STEQ 396/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 CTL EXCL 200/200 91/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-15 2171025 m, 11283 m/sec, 6266165 t fired, .
[[35mlola[0m][.] 105 EF STEQ 401/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 58 (type EXCL) for CANInsertWithFailure-PT-050-CTLFireability-2023-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 105 EF STEQ 406/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 CANInsertWithFailure-PT-050-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 CANInsertWithFailure-PT-050-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 3005 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 5/200 1/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 9319 m, 1863 m/sec, 15229 t fired, .
[[35mlola[0m][.] 58 CTL EXCL 5/3005 4/5 CANInsertWithFailure-PT-050-CTLFireability-2023-15 64440 m, -421317 m/sec, 138442 t fired, .
[[35mlola[0m][.] 105 EF STEQ 411/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 58 (type EXCL) for CANInsertWithFailure-PT-050-CTLFireability-2023-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 10/200 2/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 20489 m, 2234 m/sec, 34929 t fired, .
[[35mlola[0m][.] 105 EF STEQ 416/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 15/200 3/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 32946 m, 2491 m/sec, 57847 t fired, .
[[35mlola[0m][.] 105 EF STEQ 421/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 20/200 3/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 46391 m, 2689 m/sec, 92390 t fired, .
[[35mlola[0m][.] 105 EF STEQ 426/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 25/200 4/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 61535 m, 3028 m/sec, 124124 t fired, .
[[35mlola[0m][.] 105 EF STEQ 431/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 30/200 5/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 81573 m, 4007 m/sec, 159301 t fired, .
[[35mlola[0m][.] 105 EF STEQ 436/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 35/200 7/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 111401 m, 5965 m/sec, 248758 t fired, .
[[35mlola[0m][.] 105 EF STEQ 441/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 40/200 8/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 136975 m, 5114 m/sec, 365539 t fired, .
[[35mlola[0m][.] 105 EF STEQ 446/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 45/200 9/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 162979 m, 5200 m/sec, 480251 t fired, .
[[35mlola[0m][.] 105 EF STEQ 451/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 50/200 10/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 180815 m, 3567 m/sec, 602555 t fired, .
[[35mlola[0m][.] 105 EF STEQ 456/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 55/200 10/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 204679 m, 4772 m/sec, 716420 t fired, .
[[35mlola[0m][.] 105 EF STEQ 461/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 60/200 11/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 227179 m, 4500 m/sec, 836220 t fired, .
[[35mlola[0m][.] 105 EF STEQ 466/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 65/200 12/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 253552 m, 5274 m/sec, 951908 t fired, .
[[35mlola[0m][.] 105 EF STEQ 471/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 70/200 13/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 272763 m, 3842 m/sec, 1070915 t fired, .
[[35mlola[0m][.] 105 EF STEQ 476/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 75/200 14/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 292775 m, 4002 m/sec, 1189585 t fired, .
[[35mlola[0m][.] 105 EF STEQ 481/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 80/200 15/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 318117 m, 5068 m/sec, 1303936 t fired, .
[[35mlola[0m][.] 105 EF STEQ 486/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 85/200 16/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 342392 m, 4855 m/sec, 1413001 t fired, .
[[35mlola[0m][.] 105 EF STEQ 491/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 90/200 16/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 358465 m, 3214 m/sec, 1539229 t fired, .
[[35mlola[0m][.] 105 EF STEQ 496/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 95/200 17/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 383628 m, 5032 m/sec, 1651843 t fired, .
[[35mlola[0m][.] 105 EF STEQ 501/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 100/200 18/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 402008 m, 3676 m/sec, 1770363 t fired, .
[[35mlola[0m][.] 105 EF STEQ 506/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 105/200 19/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 426241 m, 4846 m/sec, 1879423 t fired, .
[[35mlola[0m][.] 105 EF STEQ 511/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 110/200 20/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 445674 m, 3886 m/sec, 1997128 t fired, .
[[35mlola[0m][.] 105 EF STEQ 516/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 115/200 20/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 469846 m, 4834 m/sec, 2099862 t fired, .
[[35mlola[0m][.] 105 EF STEQ 521/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 120/200 21/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 490633 m, 4157 m/sec, 2206262 t fired, .
[[35mlola[0m][.] 105 EF STEQ 526/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 125/200 21/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 491208 m, 115 m/sec, 2364731 t fired, .
[[35mlola[0m][.] 105 EF STEQ 531/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 130/200 22/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 515657 m, 4889 m/sec, 2484300 t fired, .
[[35mlola[0m][.] 105 EF STEQ 536/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 1 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 135/200 23/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 540605 m, 4989 m/sec, 2598096 t fired, .
[[35mlola[0m][.] 105 EF STEQ 541/3411 0/5 CANInsertWithFailure-PT-050-CTLFireability-2024-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 105 (type EQUN) for CANInsertWithFailure-PT-050-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 140/200 24/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 559769 m, 3832 m/sec, 2719655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 145/200 25/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 585061 m, 5058 m/sec, 2834373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 150/200 26/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 607549 m, 4497 m/sec, 2951956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 155/200 27/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 630418 m, 4573 m/sec, 3067381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 160/200 28/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 652771 m, 4470 m/sec, 3175548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 165/200 29/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 664091 m, 2264 m/sec, 3305422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 170/200 29/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 685190 m, 4219 m/sec, 3424672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 175/200 30/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 706347 m, 4231 m/sec, 3539877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 180/200 31/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 722920 m, 3314 m/sec, 3658103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 185/200 32/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 746082 m, 4632 m/sec, 3777779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 190/200 33/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 768951 m, 4573 m/sec, 3889831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 195/200 34/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 788846 m, 3979 m/sec, 4014998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 200/200 35/2000 CANInsertWithFailure-PT-050-CTLFireability-2023-12 812629 m, 4756 m/sec, 4130480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 49 (type EXCL) for CANInsertWithFailure-PT-050-CTLFireability-2023-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-050-CTLFireability-2024-06: EF true findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-050-CTLFireability-2023-14: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-00: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-07: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-08: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-10: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-13: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-050-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 CANInsertWithFailure-PT-050-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CANInsertWithFailure-PT-050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CANInsertWithFailure-PT-050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-tall-171620506600130"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CANInsertWithFailure-PT-050.tgz
mv CANInsertWithFailure-PT-050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;