About the Execution of LoLA for CANInsertWithFailure-PT-040
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 2545493.00 | 0.00 | 0.00 | ????F??F???????F | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r071-tall-171620506500124.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CANInsertWithFailure-PT-040, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-tall-171620506500124
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 11M
-rw-r--r-- 1 mcc users 8.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.0K May 19 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 15:33 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.1K May 19 07:13 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 17:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 100K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 98K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K May 19 07:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K May 19 15:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 9.8M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CANInsertWithFailure-PT-040-LTLFireability-00
FORMULA_NAME CANInsertWithFailure-PT-040-LTLFireability-01
FORMULA_NAME CANInsertWithFailure-PT-040-LTLFireability-02
FORMULA_NAME CANInsertWithFailure-PT-040-LTLFireability-03
FORMULA_NAME CANInsertWithFailure-PT-040-LTLFireability-04
FORMULA_NAME CANInsertWithFailure-PT-040-LTLFireability-05
FORMULA_NAME CANInsertWithFailure-PT-040-LTLFireability-06
FORMULA_NAME CANInsertWithFailure-PT-040-LTLFireability-07
FORMULA_NAME CANInsertWithFailure-PT-040-LTLFireability-08
FORMULA_NAME CANInsertWithFailure-PT-040-LTLFireability-09
FORMULA_NAME CANInsertWithFailure-PT-040-LTLFireability-10
FORMULA_NAME CANInsertWithFailure-PT-040-LTLFireability-11
FORMULA_NAME CANInsertWithFailure-PT-040-LTLFireability-12
FORMULA_NAME CANInsertWithFailure-PT-040-LTLFireability-13
FORMULA_NAME CANInsertWithFailure-PT-040-LTLFireability-14
FORMULA_NAME CANInsertWithFailure-PT-040-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717019783230
FORMULA CANInsertWithFailure-PT-040-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CANInsertWithFailure-PT-040-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CANInsertWithFailure-PT-040-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717022328723
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 15 (type CNST) for 12 CANInsertWithFailure-PT-040-LTLFireability-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 15 (type CNST) for CANInsertWithFailure-PT-040-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 68 (type CNST) for 65 CANInsertWithFailure-PT-040-LTLFireability-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 68 (type CNST) for CANInsertWithFailure-PT-040-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 39 (type CNST) for 36 CANInsertWithFailure-PT-040-LTLFireability-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 39 (type CNST) for CANInsertWithFailure-PT-040-LTLFireability-08
[[35mlola[0m][I] result : true
[*** LOG ERROR #0001 ***] [2024-05-29 21:56:44] [status_logger] string pointer is null
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 CANInsertWithFailure-PT-040-LTLFireability-13
[[35mlola[0m][I] time limit : 222 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 3/222 1/2000 CANInsertWithFailure-PT-040-LTLFireability-13 7789 m, 1557 m/sec, 20331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 82 (type FNDP) for 29 CANInsertWithFailure-PT-040-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 29 CANInsertWithFailure-PT-040-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 89 (type EQUN) for 3 CANInsertWithFailure-PT-040-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 82 (type FNDP) for CANInsertWithFailure-PT-040-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 83 (type EQUN) for CANInsertWithFailure-PT-040-LTLFireability-07 (obsolete)
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for CANInsertWithFailure-PT-040-LTLFireability-07
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 8/254 1/2000 CANInsertWithFailure-PT-040-LTLFireability-13 22269 m, 2896 m/sec, 61354 t fired, .
[[35mlola[0m][.] 89 EF STEQ 3/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 13/254 2/2000 CANInsertWithFailure-PT-040-LTLFireability-13 45564 m, 4659 m/sec, 128853 t fired, .
[[35mlola[0m][.] 89 EF STEQ 8/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 18/254 3/2000 CANInsertWithFailure-PT-040-LTLFireability-13 68799 m, 4647 m/sec, 195428 t fired, .
[[35mlola[0m][.] 89 EF STEQ 13/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 23/254 4/2000 CANInsertWithFailure-PT-040-LTLFireability-13 94064 m, 5053 m/sec, 267538 t fired, .
[[35mlola[0m][.] 89 EF STEQ 18/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 28/254 5/2000 CANInsertWithFailure-PT-040-LTLFireability-13 122028 m, 5592 m/sec, 349070 t fired, .
[[35mlola[0m][.] 89 EF STEQ 23/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 33/254 5/2000 CANInsertWithFailure-PT-040-LTLFireability-13 141714 m, 3937 m/sec, 409459 t fired, .
[[35mlola[0m][.] 89 EF STEQ 28/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 38/254 6/2000 CANInsertWithFailure-PT-040-LTLFireability-13 163432 m, 4343 m/sec, 478436 t fired, .
[[35mlola[0m][.] 89 EF STEQ 33/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 43/254 6/2000 CANInsertWithFailure-PT-040-LTLFireability-13 187558 m, 4825 m/sec, 549045 t fired, .
[[35mlola[0m][.] 89 EF STEQ 38/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 48/254 7/2000 CANInsertWithFailure-PT-040-LTLFireability-13 213274 m, 5143 m/sec, 623357 t fired, .
[[35mlola[0m][.] 89 EF STEQ 43/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 53/254 8/2000 CANInsertWithFailure-PT-040-LTLFireability-13 238620 m, 5069 m/sec, 699587 t fired, .
[[35mlola[0m][.] 89 EF STEQ 48/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 58/254 9/2000 CANInsertWithFailure-PT-040-LTLFireability-13 262088 m, 4693 m/sec, 772381 t fired, .
[[35mlola[0m][.] 89 EF STEQ 53/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 63/254 10/2000 CANInsertWithFailure-PT-040-LTLFireability-13 289158 m, 5414 m/sec, 852647 t fired, .
[[35mlola[0m][.] 89 EF STEQ 58/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 68/254 10/2000 CANInsertWithFailure-PT-040-LTLFireability-13 312089 m, 4586 m/sec, 922934 t fired, .
[[35mlola[0m][.] 89 EF STEQ 63/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 73/254 11/2000 CANInsertWithFailure-PT-040-LTLFireability-13 338574 m, 5297 m/sec, 1006944 t fired, .
[[35mlola[0m][.] 89 EF STEQ 68/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 78/254 12/2000 CANInsertWithFailure-PT-040-LTLFireability-13 359990 m, 4283 m/sec, 1083498 t fired, .
[[35mlola[0m][.] 89 EF STEQ 73/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 83/254 12/2000 CANInsertWithFailure-PT-040-LTLFireability-13 381413 m, 4284 m/sec, 1167674 t fired, .
[[35mlola[0m][.] 89 EF STEQ 78/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 88/254 13/2000 CANInsertWithFailure-PT-040-LTLFireability-13 401875 m, 4092 m/sec, 1248334 t fired, .
[[35mlola[0m][.] 89 EF STEQ 83/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 93/254 13/2000 CANInsertWithFailure-PT-040-LTLFireability-13 424136 m, 4452 m/sec, 1335078 t fired, .
[[35mlola[0m][.] 89 EF STEQ 88/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 98/254 14/2000 CANInsertWithFailure-PT-040-LTLFireability-13 447825 m, 4737 m/sec, 1427840 t fired, .
[[35mlola[0m][.] 89 EF STEQ 93/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 103/254 15/2000 CANInsertWithFailure-PT-040-LTLFireability-13 473769 m, 5188 m/sec, 1525569 t fired, .
[[35mlola[0m][.] 89 EF STEQ 98/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 108/254 15/2000 CANInsertWithFailure-PT-040-LTLFireability-13 494130 m, 4072 m/sec, 1611895 t fired, .
[[35mlola[0m][.] 89 EF STEQ 103/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 113/254 15/2000 CANInsertWithFailure-PT-040-LTLFireability-13 513551 m, 3884 m/sec, 1698105 t fired, .
[[35mlola[0m][.] 89 EF STEQ 108/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 118/254 16/2000 CANInsertWithFailure-PT-040-LTLFireability-13 533938 m, 4077 m/sec, 1783776 t fired, .
[[35mlola[0m][.] 89 EF STEQ 113/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 123/254 16/2000 CANInsertWithFailure-PT-040-LTLFireability-13 556466 m, 4505 m/sec, 1871968 t fired, .
[[35mlola[0m][.] 89 EF STEQ 118/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 128/254 17/2000 CANInsertWithFailure-PT-040-LTLFireability-13 580368 m, 4780 m/sec, 1964271 t fired, .
[[35mlola[0m][.] 89 EF STEQ 123/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 133/254 18/2000 CANInsertWithFailure-PT-040-LTLFireability-13 605509 m, 5028 m/sec, 2066152 t fired, .
[[35mlola[0m][.] 89 EF STEQ 128/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 138/254 18/2000 CANInsertWithFailure-PT-040-LTLFireability-13 625628 m, 4023 m/sec, 2152334 t fired, .
[[35mlola[0m][.] 89 EF STEQ 133/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 143/254 19/2000 CANInsertWithFailure-PT-040-LTLFireability-13 651166 m, 5107 m/sec, 2252793 t fired, .
[[35mlola[0m][.] 89 EF STEQ 138/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 148/254 19/2000 CANInsertWithFailure-PT-040-LTLFireability-13 676029 m, 4972 m/sec, 2353778 t fired, .
[[35mlola[0m][.] 89 EF STEQ 143/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 153/254 20/2000 CANInsertWithFailure-PT-040-LTLFireability-13 700272 m, 4848 m/sec, 2445366 t fired, .
[[35mlola[0m][.] 89 EF STEQ 148/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 158/254 20/2000 CANInsertWithFailure-PT-040-LTLFireability-13 723415 m, 4628 m/sec, 2542818 t fired, .
[[35mlola[0m][.] 89 EF STEQ 153/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 163/254 21/2000 CANInsertWithFailure-PT-040-LTLFireability-13 746826 m, 4682 m/sec, 2627091 t fired, .
[[35mlola[0m][.] 89 EF STEQ 158/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 168/254 22/2000 CANInsertWithFailure-PT-040-LTLFireability-13 767550 m, 4144 m/sec, 2704546 t fired, .
[[35mlola[0m][.] 89 EF STEQ 163/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 173/254 22/2000 CANInsertWithFailure-PT-040-LTLFireability-13 788221 m, 4134 m/sec, 2784697 t fired, .
[[35mlola[0m][.] 89 EF STEQ 168/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 178/254 23/2000 CANInsertWithFailure-PT-040-LTLFireability-13 809424 m, 4240 m/sec, 2874753 t fired, .
[[35mlola[0m][.] 89 EF STEQ 173/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 183/254 23/2000 CANInsertWithFailure-PT-040-LTLFireability-13 830525 m, 4220 m/sec, 2956939 t fired, .
[[35mlola[0m][.] 89 EF STEQ 178/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 188/254 24/2000 CANInsertWithFailure-PT-040-LTLFireability-13 850954 m, 4085 m/sec, 3035119 t fired, .
[[35mlola[0m][.] 89 EF STEQ 183/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 193/254 25/2000 CANInsertWithFailure-PT-040-LTLFireability-13 875302 m, 4869 m/sec, 3122290 t fired, .
[[35mlola[0m][.] 89 EF STEQ 188/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 198/254 25/2000 CANInsertWithFailure-PT-040-LTLFireability-13 900499 m, 5039 m/sec, 3215162 t fired, .
[[35mlola[0m][.] 89 EF STEQ 193/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 203/254 26/2000 CANInsertWithFailure-PT-040-LTLFireability-13 924290 m, 4758 m/sec, 3309233 t fired, .
[[35mlola[0m][.] 89 EF STEQ 198/3559 0/5 CANInsertWithFailure-PT-040-LTLFireability-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 89 (type EQUN) for CANInsertWithFailure-PT-040-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 208/254 26/2000 CANInsertWithFailure-PT-040-LTLFireability-13 947804 m, 4702 m/sec, 3399181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 213/254 27/2000 CANInsertWithFailure-PT-040-LTLFireability-13 971964 m, 4832 m/sec, 3494038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 218/254 28/2000 CANInsertWithFailure-PT-040-LTLFireability-13 994531 m, 4513 m/sec, 3588234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 223/254 29/2000 CANInsertWithFailure-PT-040-LTLFireability-13 1020889 m, 5271 m/sec, 3684121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 228/254 29/2000 CANInsertWithFailure-PT-040-LTLFireability-13 1044138 m, 4649 m/sec, 3780101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 233/254 30/2000 CANInsertWithFailure-PT-040-LTLFireability-13 1064506 m, 4073 m/sec, 3858430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 238/254 30/2000 CANInsertWithFailure-PT-040-LTLFireability-13 1085411 m, 4181 m/sec, 3935870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 243/254 31/2000 CANInsertWithFailure-PT-040-LTLFireability-13 1109321 m, 4782 m/sec, 4024391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 248/254 31/2000 CANInsertWithFailure-PT-040-LTLFireability-13 1131926 m, 4521 m/sec, 4111968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 253/254 32/2000 CANInsertWithFailure-PT-040-LTLFireability-13 1158305 m, 5275 m/sec, 4207997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 56 (type EXCL) for CANInsertWithFailure-PT-040-LTLFireability-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 58 CANInsertWithFailure-PT-040-LTLFireability-14
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 CANInsertWithFailure-PT-040-LTLFireability-13
[[35mlola[0m][I] time limit : 3306 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for CANInsertWithFailure-PT-040-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 71
[[35mlola[0m][I] fired transitions : 71
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 5/275 1/5 CANInsertWithFailure-PT-040-LTLFireability-13 21270 m, -227407 m/sec, 58604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 10/275 2/5 CANInsertWithFailure-PT-040-LTLFireability-13 44774 m, 4700 m/sec, 126364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 15/275 3/5 CANInsertWithFailure-PT-040-LTLFireability-13 68255 m, 4696 m/sec, 193775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 20/275 4/5 CANInsertWithFailure-PT-040-LTLFireability-13 93487 m, 5046 m/sec, 265795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 25/275 5/5 CANInsertWithFailure-PT-040-LTLFireability-13 121510 m, 5604 m/sec, 347487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 30/275 5/5 CANInsertWithFailure-PT-040-LTLFireability-13 141412 m, 3980 m/sec, 408450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 56 (type EXCL) for CANInsertWithFailure-PT-040-LTLFireability-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 CANInsertWithFailure-PT-040-LTLFireability-12
[[35mlola[0m][I] time limit : 297 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for CANInsertWithFailure-PT-040-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 81
[[35mlola[0m][I] fired transitions : 80
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 CANInsertWithFailure-PT-040-LTLFireability-11
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 5/327 4/2000 CANInsertWithFailure-PT-040-LTLFireability-11 102948 m, 20589 m/sec, 258516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 10/327 6/2000 CANInsertWithFailure-PT-040-LTLFireability-11 161659 m, 11742 m/sec, 530396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 15/327 7/2000 CANInsertWithFailure-PT-040-LTLFireability-11 210515 m, 9771 m/sec, 804138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 20/327 9/2000 CANInsertWithFailure-PT-040-LTLFireability-11 262021 m, 10301 m/sec, 1077148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 25/327 10/2000 CANInsertWithFailure-PT-040-LTLFireability-11 317523 m, 11100 m/sec, 1348532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 30/327 12/2000 CANInsertWithFailure-PT-040-LTLFireability-11 365116 m, 9518 m/sec, 1620715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 35/327 13/2000 CANInsertWithFailure-PT-040-LTLFireability-11 413551 m, 9687 m/sec, 1891963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 40/327 14/2000 CANInsertWithFailure-PT-040-LTLFireability-11 470052 m, 11300 m/sec, 2155456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 45/327 15/2000 CANInsertWithFailure-PT-040-LTLFireability-11 493217 m, 4633 m/sec, 2431772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 50/327 17/2000 CANInsertWithFailure-PT-040-LTLFireability-11 547662 m, 10889 m/sec, 2703930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 55/327 18/2000 CANInsertWithFailure-PT-040-LTLFireability-11 586687 m, 7805 m/sec, 2975781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 60/327 20/2000 CANInsertWithFailure-PT-040-LTLFireability-11 636236 m, 9909 m/sec, 3246919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 65/327 21/2000 CANInsertWithFailure-PT-040-LTLFireability-11 684398 m, 9632 m/sec, 3519627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 70/327 23/2000 CANInsertWithFailure-PT-040-LTLFireability-11 737707 m, 10661 m/sec, 3789257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 75/327 24/2000 CANInsertWithFailure-PT-040-LTLFireability-11 773122 m, 7083 m/sec, 4064497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 80/327 25/2000 CANInsertWithFailure-PT-040-LTLFireability-11 820570 m, 9489 m/sec, 4335347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 85/327 26/2000 CANInsertWithFailure-PT-040-LTLFireability-11 873046 m, 10495 m/sec, 4603910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 90/327 27/2000 CANInsertWithFailure-PT-040-LTLFireability-11 910672 m, 7525 m/sec, 4876797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 95/327 28/2000 CANInsertWithFailure-PT-040-LTLFireability-11 958868 m, 9639 m/sec, 5145722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 100/327 30/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1004859 m, 9198 m/sec, 5417234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 105/327 31/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1057011 m, 10430 m/sec, 5687285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 110/327 32/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1089257 m, 6449 m/sec, 5960105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 115/327 33/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1137539 m, 9656 m/sec, 6229853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 120/327 34/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1186341 m, 9760 m/sec, 6500209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 125/327 35/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1220398 m, 6811 m/sec, 6772271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 130/327 36/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1268410 m, 9602 m/sec, 7038609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 135/327 38/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1313490 m, 9016 m/sec, 7305461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 140/327 39/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1371957 m, 11693 m/sec, 7566872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 145/327 40/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1425109 m, 10630 m/sec, 7829696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 150/327 41/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1463766 m, 7731 m/sec, 8097590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 155/327 41/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1464589 m, 164 m/sec, 8375109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 160/327 41/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1464798 m, 41 m/sec, 8652862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 165/327 43/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1515144 m, 10069 m/sec, 8924335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 170/327 44/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1557531 m, 8477 m/sec, 9197019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 175/327 45/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1601976 m, 8889 m/sec, 9468653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 180/327 46/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1644442 m, 8493 m/sec, 9740681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 185/327 48/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1689657 m, 9043 m/sec, 10013275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 190/327 49/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1730192 m, 8107 m/sec, 10284835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 195/327 50/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1771712 m, 8304 m/sec, 10556156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 200/327 51/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1810821 m, 7821 m/sec, 10826671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 205/327 52/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1864102 m, 10656 m/sec, 11090072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 210/327 53/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1888369 m, 4853 m/sec, 11363244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 215/327 54/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1938295 m, 9985 m/sec, 11634033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 220/327 56/2000 CANInsertWithFailure-PT-040-LTLFireability-11 1992299 m, 10800 m/sec, 11903522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 225/327 57/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2040963 m, 9732 m/sec, 12172514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 230/327 58/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2089932 m, 9793 m/sec, 12440832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 235/327 60/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2140284 m, 10070 m/sec, 12706194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 240/327 60/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2166915 m, 5326 m/sec, 12980548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 245/327 62/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2216740 m, 9965 m/sec, 13252067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 250/327 63/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2269568 m, 10565 m/sec, 13521808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 255/327 64/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2305609 m, 7208 m/sec, 13794975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 260/327 65/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2350700 m, 9018 m/sec, 14066092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 265/327 67/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2396435 m, 9147 m/sec, 14335843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 270/327 68/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2431769 m, 7066 m/sec, 14608343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 275/327 69/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2483145 m, 10275 m/sec, 14877540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 280/327 71/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2527325 m, 8836 m/sec, 15145690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 285/327 72/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2566717 m, 7878 m/sec, 15415108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 290/327 73/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2611605 m, 8977 m/sec, 15683483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 295/327 74/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2658933 m, 9465 m/sec, 15949449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 300/327 76/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2704033 m, 9020 m/sec, 16218252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 305/327 77/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2744197 m, 8032 m/sec, 16488023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 310/327 78/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2796036 m, 10367 m/sec, 16751241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 315/327 79/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2851475 m, 11087 m/sec, 17011067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 320/327 81/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2893971 m, 8499 m/sec, 17277172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 325/327 81/2000 CANInsertWithFailure-PT-040-LTLFireability-11 2900724 m, 1350 m/sec, 17551947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 50 (type EXCL) for CANInsertWithFailure-PT-040-LTLFireability-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 CANInsertWithFailure-PT-040-LTLFireability-10
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 CANInsertWithFailure-PT-040-LTLFireability-11
[[35mlola[0m][I] time limit : 2941 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for CANInsertWithFailure-PT-040-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 71
[[35mlola[0m][I] fired transitions : 71
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 5/326 4/5 CANInsertWithFailure-PT-040-LTLFireability-11 102909 m, -559563 m/sec, 252954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 50 (type EXCL) for CANInsertWithFailure-PT-040-LTLFireability-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 CANInsertWithFailure-PT-040-LTLFireability-09
[[35mlola[0m][I] time limit : 366 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 5/366 4/2000 CANInsertWithFailure-PT-040-LTLFireability-09 102908 m, 20581 m/sec, 251932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 10/366 6/2000 CANInsertWithFailure-PT-040-LTLFireability-09 160544 m, 11527 m/sec, 522113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 15/366 7/2000 CANInsertWithFailure-PT-040-LTLFireability-09 208288 m, 9548 m/sec, 794057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 20/366 9/2000 CANInsertWithFailure-PT-040-LTLFireability-09 259461 m, 10234 m/sec, 1065186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 25/366 10/2000 CANInsertWithFailure-PT-040-LTLFireability-09 314728 m, 11053 m/sec, 1335873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 30/366 12/2000 CANInsertWithFailure-PT-040-LTLFireability-09 361153 m, 9285 m/sec, 1605644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 35/366 13/2000 CANInsertWithFailure-PT-040-LTLFireability-09 411234 m, 10016 m/sec, 1875177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 40/366 14/2000 CANInsertWithFailure-PT-040-LTLFireability-09 467150 m, 11183 m/sec, 2139446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 45/366 15/2000 CANInsertWithFailure-PT-040-LTLFireability-09 489416 m, 4453 m/sec, 2414597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 50/366 17/2000 CANInsertWithFailure-PT-040-LTLFireability-09 543432 m, 10803 m/sec, 2686050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 55/366 18/2000 CANInsertWithFailure-PT-040-LTLFireability-09 586623 m, 8638 m/sec, 2957018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 60/366 19/2000 CANInsertWithFailure-PT-040-LTLFireability-09 632453 m, 9166 m/sec, 3228501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 65/366 21/2000 CANInsertWithFailure-PT-040-LTLFireability-09 680881 m, 9685 m/sec, 3499200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 70/366 22/2000 CANInsertWithFailure-PT-040-LTLFireability-09 734307 m, 10685 m/sec, 3767958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 75/366 23/2000 CANInsertWithFailure-PT-040-LTLFireability-09 769545 m, 7047 m/sec, 4042156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 80/366 25/2000 CANInsertWithFailure-PT-040-LTLFireability-09 814686 m, 9028 m/sec, 4310575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 85/366 26/2000 CANInsertWithFailure-PT-040-LTLFireability-09 869641 m, 10991 m/sec, 4579692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 90/366 27/2000 CANInsertWithFailure-PT-040-LTLFireability-09 905314 m, 7134 m/sec, 4851646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 95/366 28/2000 CANInsertWithFailure-PT-040-LTLFireability-09 954538 m, 9844 m/sec, 5118438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 100/366 29/2000 CANInsertWithFailure-PT-040-LTLFireability-09 998202 m, 8732 m/sec, 5386620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 105/366 31/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1052818 m, 10923 m/sec, 5655473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 110/366 32/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1088561 m, 7148 m/sec, 5926206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 115/366 33/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1133168 m, 8921 m/sec, 6195971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 120/366 34/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1181264 m, 9619 m/sec, 6465327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 125/366 35/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1210174 m, 5782 m/sec, 6736961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 130/366 36/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1261488 m, 10262 m/sec, 7002348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 135/366 37/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1311201 m, 9942 m/sec, 7264266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 140/366 39/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1362218 m, 10203 m/sec, 7526709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 145/366 40/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1418018 m, 11160 m/sec, 7787729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 150/366 41/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1460009 m, 8398 m/sec, 8054047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 155/366 41/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1464535 m, 905 m/sec, 8329895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 160/366 41/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1464790 m, 51 m/sec, 8607968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 165/366 43/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1506309 m, 8303 m/sec, 8877522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 170/366 44/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1552329 m, 9204 m/sec, 9150786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 175/366 45/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1595532 m, 8640 m/sec, 9421639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 180/366 46/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1643521 m, 9597 m/sec, 9691641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 185/366 47/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1681514 m, 7598 m/sec, 9964533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 190/366 49/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1722942 m, 8285 m/sec, 10235688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 195/366 50/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1764167 m, 8245 m/sec, 10504371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 200/366 51/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1804257 m, 8018 m/sec, 10774694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 205/366 52/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1860982 m, 11345 m/sec, 11036423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 210/366 53/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1877433 m, 3290 m/sec, 11310681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 215/366 54/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1930164 m, 10546 m/sec, 11580670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 220/366 55/2000 CANInsertWithFailure-PT-040-LTLFireability-09 1980425 m, 10052 m/sec, 11850365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 225/366 57/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2028264 m, 9567 m/sec, 12118332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 230/366 58/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2080235 m, 10394 m/sec, 12385599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 235/366 59/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2133236 m, 10600 m/sec, 12649874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 240/366 60/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2154540 m, 4260 m/sec, 12923486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 245/366 61/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2204784 m, 10048 m/sec, 13193767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 250/366 63/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2259014 m, 10846 m/sec, 13463341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 255/366 64/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2295548 m, 7306 m/sec, 13734939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 260/366 65/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2338294 m, 8549 m/sec, 14004899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 265/366 67/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2392819 m, 10905 m/sec, 14272911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 270/366 68/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2428263 m, 7088 m/sec, 14545244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 275/366 69/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2470742 m, 8495 m/sec, 14816608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 280/366 71/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2524408 m, 10733 m/sec, 15085293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 285/366 71/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2554146 m, 5947 m/sec, 15358504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 290/366 73/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2601024 m, 9375 m/sec, 15629002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 295/366 74/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2644015 m, 8598 m/sec, 15898546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 300/366 75/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2698656 m, 10928 m/sec, 16165869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 305/366 76/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2732833 m, 6835 m/sec, 16439344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 310/366 78/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2783532 m, 10139 m/sec, 16705556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 315/366 79/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2843218 m, 11937 m/sec, 16965747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 320/366 80/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2887326 m, 8821 m/sec, 17231539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 325/366 81/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2900636 m, 2662 m/sec, 17507176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 330/366 81/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2900986 m, 70 m/sec, 17783768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 335/366 81/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2931934 m, 6189 m/sec, 18056509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 340/366 82/2000 CANInsertWithFailure-PT-040-LTLFireability-09 2973949 m, 8403 m/sec, 18328281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 345/366 83/2000 CANInsertWithFailure-PT-040-LTLFireability-09 3017953 m, 8800 m/sec, 18595470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 350/366 84/2000 CANInsertWithFailure-PT-040-LTLFireability-09 3061156 m, 8640 m/sec, 18861108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 355/366 85/2000 CANInsertWithFailure-PT-040-LTLFireability-09 3101264 m, 8021 m/sec, 19127959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 360/366 86/2000 CANInsertWithFailure-PT-040-LTLFireability-09 3141831 m, 8113 m/sec, 19396322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 365/366 87/2000 CANInsertWithFailure-PT-040-LTLFireability-09 3186968 m, 9027 m/sec, 19658773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 44 (type EXCL) for CANInsertWithFailure-PT-040-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 36 CANInsertWithFailure-PT-040-LTLFireability-08
[[35mlola[0m][I] time limit : 365 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 CANInsertWithFailure-PT-040-LTLFireability-09
[[35mlola[0m][I] time limit : 2561 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for CANInsertWithFailure-PT-040-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 71
[[35mlola[0m][I] fired transitions : 71
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 5/365 4/5 CANInsertWithFailure-PT-040-LTLFireability-09 102946 m, -616804 m/sec, 258155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 44 (type EXCL) for CANInsertWithFailure-PT-040-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 CANInsertWithFailure-PT-040-LTLFireability-06
[[35mlola[0m][I] time limit : 425 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 5/425 4/2000 CANInsertWithFailure-PT-040-LTLFireability-06 127071 m, 25414 m/sec, 246659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 10/425 5/2000 CANInsertWithFailure-PT-040-LTLFireability-06 208485 m, 16282 m/sec, 512379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 15/425 6/2000 CANInsertWithFailure-PT-040-LTLFireability-06 264626 m, 11228 m/sec, 783998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 20/425 6/2000 CANInsertWithFailure-PT-040-LTLFireability-06 326623 m, 12399 m/sec, 1055785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 25/425 7/2000 CANInsertWithFailure-PT-040-LTLFireability-06 384199 m, 11515 m/sec, 1328474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 30/425 8/2000 CANInsertWithFailure-PT-040-LTLFireability-06 421852 m, 7530 m/sec, 1607218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 35/425 8/2000 CANInsertWithFailure-PT-040-LTLFireability-06 476615 m, 10952 m/sec, 1880435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 40/425 9/2000 CANInsertWithFailure-PT-040-LTLFireability-06 531976 m, 11072 m/sec, 2153818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 45/425 10/2000 CANInsertWithFailure-PT-040-LTLFireability-06 587708 m, 11146 m/sec, 2427166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 50/425 11/2000 CANInsertWithFailure-PT-040-LTLFireability-06 646724 m, 11803 m/sec, 2699708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 55/425 11/2000 CANInsertWithFailure-PT-040-LTLFireability-06 684311 m, 7517 m/sec, 2978533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 60/425 12/2000 CANInsertWithFailure-PT-040-LTLFireability-06 739790 m, 11095 m/sec, 3252574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 65/425 13/2000 CANInsertWithFailure-PT-040-LTLFireability-06 790298 m, 10101 m/sec, 3526253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 70/425 14/2000 CANInsertWithFailure-PT-040-LTLFireability-06 848484 m, 11637 m/sec, 3798781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 75/425 14/2000 CANInsertWithFailure-PT-040-LTLFireability-06 886344 m, 7572 m/sec, 4077036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1124 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 80/425 15/2000 CANInsertWithFailure-PT-040-LTLFireability-06 937444 m, 10220 m/sec, 4350190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1129 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 85/425 16/2000 CANInsertWithFailure-PT-040-LTLFireability-06 990525 m, 10616 m/sec, 4623111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1134 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 90/425 16/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1039110 m, 9717 m/sec, 4897566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1139 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 95/425 17/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1088093 m, 9796 m/sec, 5170818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1144 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 100/425 18/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1144310 m, 11243 m/sec, 5442235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1149 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 105/425 18/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1176325 m, 6403 m/sec, 5721758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1154 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 110/425 19/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1258139 m, 16362 m/sec, 5981910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1159 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 115/425 20/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1326275 m, 13627 m/sec, 6247176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1164 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 120/425 20/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1340489 m, 2842 m/sec, 6531221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 125/425 20/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1342284 m, 359 m/sec, 6818778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1174 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 130/425 21/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1388910 m, 9325 m/sec, 7094608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1179 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 135/425 22/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1444885 m, 11195 m/sec, 7367551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1184 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 140/425 23/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1500081 m, 11039 m/sec, 7638243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1189 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 145/425 23/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1549530 m, 9889 m/sec, 7902272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1194 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 150/425 24/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1603798 m, 10853 m/sec, 8162121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1199 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 155/425 25/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1655513 m, 10343 m/sec, 8425029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1204 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 160/425 25/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1680384 m, 4974 m/sec, 8697446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1209 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 165/425 26/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1713977 m, 6718 m/sec, 8971293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1214 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 170/425 26/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1764659 m, 10136 m/sec, 9238225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 175/425 27/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1809621 m, 8992 m/sec, 9499306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1224 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 180/425 28/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1856407 m, 9357 m/sec, 9768650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1229 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 185/425 28/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1899456 m, 8609 m/sec, 10041701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 190/425 29/2000 CANInsertWithFailure-PT-040-LTLFireability-06 1953912 m, 10891 m/sec, 10313770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1239 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 195/425 30/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2008015 m, 10820 m/sec, 10584840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1244 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 200/425 31/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2059663 m, 10329 m/sec, 10853987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1249 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 205/425 31/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2114463 m, 10960 m/sec, 11117298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1254 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 210/425 32/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2148474 m, 6802 m/sec, 11385813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1259 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 215/425 32/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2170478 m, 4400 m/sec, 11658624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1264 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 220/425 33/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2218892 m, 9682 m/sec, 11924033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1269 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 225/425 33/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2271531 m, 10527 m/sec, 12186574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1274 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 230/425 34/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2298110 m, 5315 m/sec, 12461188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1279 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 235/425 35/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2354944 m, 11366 m/sec, 12727430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1284 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 240/425 35/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2409472 m, 10905 m/sec, 12991537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1289 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 245/425 36/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2459378 m, 9981 m/sec, 13257678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 250/425 37/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2514823 m, 11089 m/sec, 13522566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1299 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 255/425 37/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2548773 m, 6790 m/sec, 13794630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1304 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 260/425 38/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2574897 m, 5224 m/sec, 14070365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1309 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 265/425 38/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2621582 m, 9337 m/sec, 14337926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1314 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 270/425 39/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2671601 m, 10003 m/sec, 14603672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1319 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 275/425 39/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2709746 m, 7629 m/sec, 14870966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1324 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 280/425 40/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2766318 m, 11314 m/sec, 15131816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1329 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 285/425 40/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2801989 m, 7134 m/sec, 15403004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1334 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 290/425 41/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2862884 m, 12179 m/sec, 15670875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1339 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 295/425 42/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2900971 m, 7617 m/sec, 15945300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1344 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 300/425 42/2000 CANInsertWithFailure-PT-040-LTLFireability-06 2951864 m, 10178 m/sec, 16210513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 305/425 43/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3006863 m, 10999 m/sec, 16472786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1354 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 310/425 44/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3061877 m, 11002 m/sec, 16735404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1359 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 315/425 44/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3093009 m, 6226 m/sec, 17004538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1364 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 320/425 45/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3118380 m, 5074 m/sec, 17275282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1369 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 325/425 45/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3169347 m, 10193 m/sec, 17536150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1374 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 330/425 46/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3195912 m, 5313 m/sec, 17803599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1379 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 335/425 47/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3255910 m, 11999 m/sec, 18063553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1384 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 340/425 47/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3292413 m, 7300 m/sec, 18332281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1389 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 345/425 48/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3331124 m, 7742 m/sec, 18602748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1394 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 350/425 48/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3386083 m, 10991 m/sec, 18870198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1399 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 355/425 49/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3439797 m, 10742 m/sec, 19136301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 360/425 49/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3482043 m, 8449 m/sec, 19406118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 365/425 50/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3500749 m, 3741 m/sec, 19683248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 370/425 50/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3548131 m, 9476 m/sec, 19951672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 375/425 51/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3592808 m, 8935 m/sec, 20221711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 380/425 51/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3636642 m, 8766 m/sec, 20493045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1429 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 385/425 52/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3673915 m, 7454 m/sec, 20763102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1434 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 390/425 52/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3720239 m, 9264 m/sec, 21029967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 395/425 53/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3776588 m, 11269 m/sec, 21296954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1444 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 400/425 54/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3829497 m, 10581 m/sec, 21563713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1449 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 405/425 54/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3869661 m, 8032 m/sec, 21834078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1454 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 410/425 55/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3908358 m, 7739 m/sec, 22104032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1459 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 415/425 56/2000 CANInsertWithFailure-PT-040-LTLFireability-06 3983422 m, 15012 m/sec, 22361193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1464 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 420/425 57/2000 CANInsertWithFailure-PT-040-LTLFireability-06 4047522 m, 12820 m/sec, 22623145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1469 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 425/425 57/2000 CANInsertWithFailure-PT-040-LTLFireability-06 4106531 m, 11801 m/sec, 22886500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1474 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 27 (type EXCL) for CANInsertWithFailure-PT-040-LTLFireability-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 CANInsertWithFailure-PT-040-LTLFireability-05
[[35mlola[0m][I] time limit : 424 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 CANInsertWithFailure-PT-040-LTLFireability-06
[[35mlola[0m][I] time limit : 2121 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for CANInsertWithFailure-PT-040-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 40
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 5/424 4/5 CANInsertWithFailure-PT-040-LTLFireability-06 125968 m, -796112 m/sec, 244358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 10/424 5/5 CANInsertWithFailure-PT-040-LTLFireability-06 205624 m, 15931 m/sec, 505077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 27 (type EXCL) for CANInsertWithFailure-PT-040-LTLFireability-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 CANInsertWithFailure-PT-040-LTLFireability-03
[[35mlola[0m][I] time limit : 526 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 5/526 4/2000 CANInsertWithFailure-PT-040-LTLFireability-03 102933 m, 20586 m/sec, 254897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1499 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 10/526 6/2000 CANInsertWithFailure-PT-040-LTLFireability-03 160797 m, 11572 m/sec, 523847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1504 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 15/526 7/2000 CANInsertWithFailure-PT-040-LTLFireability-03 208288 m, 9498 m/sec, 796125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1509 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 20/526 9/2000 CANInsertWithFailure-PT-040-LTLFireability-03 259795 m, 10301 m/sec, 1066982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 25/526 10/2000 CANInsertWithFailure-PT-040-LTLFireability-03 314789 m, 10998 m/sec, 1336112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1519 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 30/526 12/2000 CANInsertWithFailure-PT-040-LTLFireability-03 360966 m, 9235 m/sec, 1605121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1524 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 35/526 13/2000 CANInsertWithFailure-PT-040-LTLFireability-03 410883 m, 9983 m/sec, 1872958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1529 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 40/526 14/2000 CANInsertWithFailure-PT-040-LTLFireability-03 466503 m, 11124 m/sec, 2136053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1534 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 45/526 15/2000 CANInsertWithFailure-PT-040-LTLFireability-03 489152 m, 4529 m/sec, 2409875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1539 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 50/526 17/2000 CANInsertWithFailure-PT-040-LTLFireability-03 542815 m, 10732 m/sec, 2679827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1544 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 55/526 18/2000 CANInsertWithFailure-PT-040-LTLFireability-03 586590 m, 8755 m/sec, 2949473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1549 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 60/526 19/2000 CANInsertWithFailure-PT-040-LTLFireability-03 630413 m, 8764 m/sec, 3220042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1554 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 65/526 21/2000 CANInsertWithFailure-PT-040-LTLFireability-03 678077 m, 9532 m/sec, 3489049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1559 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 70/526 22/2000 CANInsertWithFailure-PT-040-LTLFireability-03 732178 m, 10820 m/sec, 3757148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1564 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 75/526 23/2000 CANInsertWithFailure-PT-040-LTLFireability-03 767757 m, 7115 m/sec, 4029952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1569 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 80/526 25/2000 CANInsertWithFailure-PT-040-LTLFireability-03 813253 m, 9099 m/sec, 4300231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1574 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 85/526 26/2000 CANInsertWithFailure-PT-040-LTLFireability-03 867480 m, 10845 m/sec, 4566461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1579 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 90/526 27/2000 CANInsertWithFailure-PT-040-LTLFireability-03 902635 m, 7031 m/sec, 4838435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1584 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 95/526 28/2000 CANInsertWithFailure-PT-040-LTLFireability-03 950416 m, 9556 m/sec, 5100888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1589 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 100/526 29/2000 CANInsertWithFailure-PT-040-LTLFireability-03 994811 m, 8879 m/sec, 5369277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1594 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 105/526 31/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1049487 m, 10935 m/sec, 5635227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1599 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 110/526 32/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1085332 m, 7169 m/sec, 5904759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1604 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 115/526 33/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1127787 m, 8491 m/sec, 6173514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1609 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 120/526 34/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1176919 m, 9826 m/sec, 6440437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1614 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 125/526 35/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1210130 m, 6642 m/sec, 6710248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1619 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 130/526 36/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1253360 m, 8646 m/sec, 6976363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1624 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 135/526 37/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1305803 m, 10488 m/sec, 7239191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1629 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 140/526 39/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1354801 m, 9799 m/sec, 7500985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1634 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 145/526 40/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1413119 m, 11663 m/sec, 7759617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1639 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 150/526 41/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1455897 m, 8555 m/sec, 8024471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1644 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 155/526 41/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1464506 m, 1721 m/sec, 8297548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1649 secs. Pages in use: 581
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 160/526 41/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1464772 m, 53 m/sec, 8565242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1654 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 165/526 42/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1498373 m, 6720 m/sec, 8835918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1659 secs. Pages in use: 585
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 170/526 44/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1548464 m, 10018 m/sec, 9105394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1664 secs. Pages in use: 590
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 175/526 45/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1586343 m, 7575 m/sec, 9376312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1669 secs. Pages in use: 594
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 180/526 46/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1634303 m, 9592 m/sec, 9643730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1674 secs. Pages in use: 597
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 185/526 47/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1673531 m, 7845 m/sec, 9914630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1679 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 190/526 48/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1713963 m, 8086 m/sec, 10183942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1684 secs. Pages in use: 605
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 195/526 50/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1760239 m, 9255 m/sec, 10450103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1689 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 200/526 51/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1800999 m, 8152 m/sec, 10717410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1694 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 205/526 52/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1850805 m, 9961 m/sec, 10979233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1699 secs. Pages in use: 615
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 210/526 52/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1864342 m, 2707 m/sec, 11250703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1704 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 215/526 54/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1921045 m, 11340 m/sec, 11517593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1709 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 220/526 55/2000 CANInsertWithFailure-PT-040-LTLFireability-03 1966930 m, 9177 m/sec, 11785984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1714 secs. Pages in use: 626
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 225/526 56/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2015069 m, 9627 m/sec, 12051625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1719 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 230/526 58/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2063593 m, 9704 m/sec, 12317654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1724 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 235/526 59/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2117425 m, 10766 m/sec, 12581075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1729 secs. Pages in use: 636
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 240/526 60/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2140614 m, 4637 m/sec, 12850993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1734 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 245/526 61/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2190128 m, 9902 m/sec, 13119719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1739 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 250/526 63/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2243124 m, 10599 m/sec, 13388333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1744 secs. Pages in use: 647
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 255/526 63/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2281309 m, 7637 m/sec, 13657912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1749 secs. Pages in use: 648
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 260/526 65/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2322279 m, 8194 m/sec, 13926575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1754 secs. Pages in use: 651
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 265/526 66/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2377729 m, 11090 m/sec, 14194214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1759 secs. Pages in use: 655
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 270/526 67/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2412878 m, 7029 m/sec, 14462190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1764 secs. Pages in use: 658
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 275/526 69/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2459958 m, 9416 m/sec, 14729104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1769 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 280/526 70/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2508162 m, 9640 m/sec, 14997479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1774 secs. Pages in use: 666
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 285/526 71/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2543576 m, 7082 m/sec, 15265835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1779 secs. Pages in use: 669
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 290/526 72/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2584015 m, 8087 m/sec, 15533206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1784 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 295/526 73/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2630252 m, 9247 m/sec, 15797487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1789 secs. Pages in use: 674
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 300/526 75/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2676310 m, 9211 m/sec, 16063298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1794 secs. Pages in use: 679
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 305/526 76/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2715200 m, 7778 m/sec, 16331348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1799 secs. Pages in use: 682
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 310/526 77/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2765411 m, 10042 m/sec, 16594900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1804 secs. Pages in use: 685
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 315/526 79/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2820425 m, 11002 m/sec, 16853994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1809 secs. Pages in use: 690
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 320/526 80/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2868434 m, 9601 m/sec, 17110390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1814 secs. Pages in use: 693
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 325/526 81/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2900141 m, 6341 m/sec, 17376748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1819 secs. Pages in use: 696
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 330/526 81/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2900859 m, 143 m/sec, 17648406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1824 secs. Pages in use: 698
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 335/526 81/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2908083 m, 1444 m/sec, 17920619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1829 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 340/526 82/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2955506 m, 9484 m/sec, 18187830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1834 secs. Pages in use: 702
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 345/526 83/2000 CANInsertWithFailure-PT-040-LTLFireability-03 2994736 m, 7846 m/sec, 18454172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1839 secs. Pages in use: 704
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 350/526 84/2000 CANInsertWithFailure-PT-040-LTLFireability-03 3036736 m, 8400 m/sec, 18719508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1844 secs. Pages in use: 707
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 355/526 85/2000 CANInsertWithFailure-PT-040-LTLFireability-03 3081777 m, 9008 m/sec, 18983739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1849 secs. Pages in use: 708
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 360/526 86/2000 CANInsertWithFailure-PT-040-LTLFireability-03 3123125 m, 8269 m/sec, 19245665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1854 secs. Pages in use: 710
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 365/526 87/2000 CANInsertWithFailure-PT-040-LTLFireability-03 3170679 m, 9510 m/sec, 19507328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1859 secs. Pages in use: 712
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 370/526 88/2000 CANInsertWithFailure-PT-040-LTLFireability-03 3187106 m, 3285 m/sec, 19775367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1864 secs. Pages in use: 715
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 375/526 89/2000 CANInsertWithFailure-PT-040-LTLFireability-03 3234740 m, 9526 m/sec, 20040966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1869 secs. Pages in use: 719
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 380/526 90/2000 CANInsertWithFailure-PT-040-LTLFireability-03 3280964 m, 9244 m/sec, 20306724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1874 secs. Pages in use: 722
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 385/526 91/2000 CANInsertWithFailure-PT-040-LTLFireability-03 3329005 m, 9608 m/sec, 20571134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1879 secs. Pages in use: 724
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 390/526 92/2000 CANInsertWithFailure-PT-040-LTLFireability-03 3375444 m, 9287 m/sec, 20833459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1884 secs. Pages in use: 728
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 395/526 93/2000 CANInsertWithFailure-PT-040-LTLFireability-03 3408016 m, 6514 m/sec, 21104207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1889 secs. Pages in use: 730
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 400/526 94/2000 CANInsertWithFailure-PT-040-LTLFireability-03 3455346 m, 9466 m/sec, 21373273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1894 secs. Pages in use: 733
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 405/526 95/2000 CANInsertWithFailure-PT-040-LTLFireability-03 3493293 m, 7589 m/sec, 21641371 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1899 secs. Pages in use: 736
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 410/526 96/2000 CANInsertWithFailure-PT-040-LTLFireability-03 3537916 m, 8924 m/sec, 21910364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1904 secs. Pages in use: 739
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 415/526 97/2000 CANInsertWithFailure-PT-040-LTLFireability-03 3580721 m, 8561 m/sec, 22177653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1909 secs. Pages in use: 742
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 420/526 99/2000 CANInsertWithFailure-PT-040-LTLFireability-03 3630479 m, 9951 m/sec, 22443505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1914 secs. Pages in use: 746
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 425/526 99/2000 CANInsertWithFailure-PT-040-LTLFireability-03 3663743 m, 6652 m/sec, 22712023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1919 secs. Pages in use: 748
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 430/526 100/2000 CANInsertWithFailure-PT-040-LTLFireability-03 3708288 m, 8909 m/sec, 22978924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1924 secs. Pages in use: 751
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-07: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-08: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLFireability-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLFireability-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CANInsertWithFailure-PT-040"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CANInsertWithFailure-PT-040, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-tall-171620506500124"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CANInsertWithFailure-PT-040.tgz
mv CANInsertWithFailure-PT-040 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;